{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T05:31:36Z","timestamp":1736314296094,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540555537"},{"type":"electronic","value":"9783540472148"}],"license":[{"start":{"date-parts":[[1992,1,1]],"date-time":"1992-01-01T00:00:00Z","timestamp":694224000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/bfb0035168","type":"book-chapter","created":{"date-parts":[[2006,1,25]],"date-time":"2006-01-25T15:20:01Z","timestamp":1138202401000},"page":"79-90","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["The complexity of reconfiguring network models"],"prefix":"10.1007","author":[{"given":"Y.","family":"Ben-Asher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Peleg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Schuster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,28]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Y. Ben-Asher, D. Peleg, R. Ramaswami, and A. Schuster. The power of reconfiguration. Journal of Parallel and Distributed Computing, pages 139\u2013153, 1991. Special issue on Massively Parallel Computation.","DOI":"10.1016\/0743-7315(91)90084-M"},{"key":"8_CR2","unstructured":"Y. Ben-Asher and A. Schuster. Data gathering on reconfigurable networks. Technical Report Technical Report #696, Technion, October 1991."},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"J. Cai and R.J. Lipton. Subquadratic simulations of circuits by branching programs. In Proceedings of the 30th Symposium on Foundation of Computer Science, pages 568\u2013573. IEEE, 1989.","DOI":"10.1109\/SFCS.1989.63536"},{"key":"8_CR4","first-page":"279","volume-title":"Proceedings of the 10th Caltech conference on VLSI","author":"J.P. Gray","year":"1989","unstructured":"J.P. Gray and T.A. Kean. Configurable hardware: A new paradigm for computation. In C.L. Seitz, editor, Proceedings of the 10th Caltech conference on VLSI, pages 279\u2013295, Cambridge, MA, March 1989. MIT Press."},{"key":"8_CR5","unstructured":"J.E. Hopcroft and J.D. Ullman. Introduction to Automata Theory, Languages and Computation. Addison-Wesley Publishing Company, 1979."},{"key":"8_CR6","volume-title":"Handbook of Theoretical Computer Science","author":"R.M. Karp","year":"1990","unstructured":"R.M. Karp and V. Ramachandran. A survey of parallel algorithms for shared-memory machines. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science. North Holland, Amsterdam, 1990."},{"issue":"9","key":"8_CR7","doi-asserted-by":"crossref","first-page":"1345","DOI":"10.1109\/12.29479","volume":"38","author":"H. Li","year":"1989","unstructured":"H. Li and M. Maresca. Polymorphic-torus network. IEEE Trans. on Computers, 38(9):1345\u20131351, 1989.","journal-title":"IEEE Trans. on Computers"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"O. Menzilcioglu, H.T. Kung, and S.W. Song. Comprehensive evaluation of a two-dimensional configurable array. In Proceedings of the 19th Symposium on Fault-Tolerant Computing, pages 93\u2013100, Chicago, Illinois, 1989.","DOI":"10.1109\/FTCS.1989.105549"},{"key":"8_CR9","unstructured":"R. Miller, V.K. Prasanna-Kumar, D.I. Reisis, and Q.F. Stout. Parallel computations on reconfigurable meshes. Technical Report TR IRIS#229, Dept. of Computer Science, University of Southern California, 1987."},{"key":"8_CR10","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1016\/S0019-9958(79)90361-9","volume":"40","author":"J.M. Moshell","year":"1979","unstructured":"J.M. Moshell and J. Rothstein. Bus automata and immediate languages. Information and Control, 40:88\u2013121, 1979.","journal-title":"Information and Control"},{"key":"8_CR11","unstructured":"T. Nakatani. Interconnections by Superposed Parallel Buses. PhD thesis, Princeton University, 1987."},{"key":"8_CR12","unstructured":"J. Rothstein. On the ultimate limitations of parallel processing. In Proceedings of the International Conference on Parallel Processing (best paper award), pages 206\u2013212, 1976."},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"D. Reisis and V.K. Prasanna-Kumar. VLSI arrays with reconfigurable busses. In Proceedings of the 1st International Conference on SuperComputing, pages 732\u2013742, 1987.","DOI":"10.1007\/3-540-18991-2_41"},{"key":"8_CR14","volume-title":"PhD thesis","author":"A. Schuster","year":"1991","unstructured":"A. Schuster. Dynamic Reconfiguring Networks for Parallel Computers: Algorithms and Complexity Bounds. PhD thesis, Hebrew University, Jerusalem, ISRAEL, August 1991."},{"key":"8_CR15","unstructured":"X. Thibault, D. Comte, and P. Siron. A reconfigurable optical interconnection network for highly parallel architecture. In Proceedings of the 2nd Symposium on the Frontiers of Massively Parallel Computation, 1989."},{"key":"8_CR16","volume-title":"Handbook of Theoretical Computer Science","author":"L.G. Valiant","year":"1990","unstructured":"L.G. Valiant. General purpose parallel architectures. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science. North Holland, Amsterdam, 1990."},{"key":"8_CR17","unstructured":"B.F. Wang. Configurational computation: a new algorithm design strategy on processor arrays with reconfigurable bus systems. PhD thesis, National Taiwan University, June 1991."},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"B. Wang and G. Chen. Constant time algorithms for the transitive closure and some related graph problems on processor arrays with reconfigurable bus systems. IEEE Transactions on Parallel and Distributed Systems, 1(4), 1990.","DOI":"10.1109\/71.80177"},{"issue":"1","key":"8_CR19","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1016\/0020-0190(90)90182-W","volume":"36","author":"B.F. Wang","year":"1990","unstructured":"B.F. Wang and G.H. Chen. Two dimensional processor array with a reconfigurable bus system is at least as powerful as CRCW model. Information Processing Letters, 36(1):31\u201336, 1990.","journal-title":"Information Processing Letters"},{"key":"8_CR20","volume-title":"Technical Report COINS TR 87-76","author":"C.C. Weems","year":"1987","unstructured":"C.C. Weems, S.P. Levitan, A.R. Hanson, E.M. Riseman, J.G. Nash, and D.B. Shu. The image understanding architecture. Technical Report COINS TR 87-76, University of Massachusetts at Amherst, 1987."}],"container-title":["Lecture Notes in Computer Science","Theory of Computing and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0035168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T11:48:43Z","timestamp":1736250523000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0035168"}},"subtitle":["Extended abstract"],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9783540555537","9783540472148"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/bfb0035168","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1992]]},"assertion":[{"value":"28 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}