{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T05:31:54Z","timestamp":1736314314509,"version":"3.32.0"},"publisher-location":"Berlin\/Heidelberg","reference-count":27,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"3540545379"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0035902","type":"book-chapter","created":{"date-parts":[[2006,1,25]],"date-time":"2006-01-25T15:37:33Z","timestamp":1138203453000},"page":"260-267","source":"Crossref","is-referenced-by-count":1,"title":["Cmos implementation of a cellular neural network with dynamically alterable cloning templates"],"prefix":"10.1007","author":[{"given":"M.","family":"Anguita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Prieto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. J.","family":"Pelayo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Ortega","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Diaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"32_CR1","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/JSSC.1987.1052733","volume":"SC-22","author":"K. Bult","year":"1987","unstructured":"BULT, K.; WALLINGA, H.: \"A Class of Analog CMOS Circuits Based on the Square-Law Characteristic of an Mos Transistor in Saturation\", IEEE Journal of Solid-State Circuits, Vol.SC-22, No.3, pp.357\u2013364, June 1987.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"32_CR2","doi-asserted-by":"crossref","first-page":"1257","DOI":"10.1109\/31.7600","volume":"35","author":"L.O. Chua","year":"1988","unstructured":"CHUA, L.O.; YANG, L.: \"Cellular Neural Networks: Theory\", IEEE Trans. on Circuits and Systems, Vol.35,No.10, pp.1257\u20131272, Oct. 1988.","journal-title":"IEEE Trans. on Circuits and Systems"},{"issue":"10","key":"32_CR3","doi-asserted-by":"crossref","first-page":"1273","DOI":"10.1109\/31.7601","volume":"35","author":"L.O. Chua","year":"1988","unstructured":"CHUA, L.O.; YANG, L.: \"Cellular Neural Networks: Applications\", IEEE Trans. on Circuits and Systems, Vol.35,No.10, pp.1273\u20131289, Oct.1988.","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"32_CR4","doi-asserted-by":"crossref","unstructured":"FR\u00dcHAUF,N.; L\u00dcDER,E.: \"Realization of CNNs by optical parallel processing with spatial light valves\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 281\u2013290, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207533"},{"key":"32_CR5","doi-asserted-by":"crossref","unstructured":"HALOHEN,K.; PORRA,V.; ROSKA,T.; CHUA,L.O.: \"VLSI Implementation of a Reconfigurable cellular Neural Network\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 206\u2013215, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207526"},{"key":"32_CR6","doi-asserted-by":"crossref","unstructured":"HARRER,H.; SCHULER,A.; AMELUNXEN,E.: \"Comparison of Different Numerical Integration Methods for Simulating Cellular Neural Networks\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 151\u2013159, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207519"},{"key":"32_CR7","doi-asserted-by":"crossref","unstructured":"KOHONEN,T.: Self-Organization and Associative Memories, Springer-Verlag, 3rd. Edt., 1989.","DOI":"10.1007\/978-3-642-88163-3"},{"key":"32_CR8","unstructured":"MARTIN-SMITH,P.; PRIETO,A.; PELAYO,F.J.; ORTEGA,J.; LLORIS,A.: \"CMOS design of a neural network model\". Abstracts of EUROCAST'89, International Workshop on Computer Aided Systems Theory. Canary Islands (Spain). Feb. 26-Mar. 1. pp.119\u2013124. 1989."},{"key":"32_CR9","doi-asserted-by":"crossref","unstructured":"MARTIN-SMITH,P.; PRIETO,A.; PELAYO,F.J.; ORTEGA,J.: A new type of hierarchical neural-like network. Representation. Proceedings of the IEEE Celular Neural Networks & Applications International Workshop. Budapest, 17\u201319. IEEE Cat. No. 90TH0312-9; pp. 302\u2013313. Dec. 1990.","DOI":"10.1109\/CNNA.1990.207535"},{"issue":"5","key":"32_CR10","doi-asserted-by":"crossref","first-page":"633","DOI":"10.1109\/31.55003","volume":"37","author":"T. Matsumoto","year":"1990","unstructured":"MATSUMOTO, T., CHUA, L.O.; SUZUKI, H.: \"CNN Cloning Template: Connected Component Detector\", IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.633\u2013635, May 1990.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"5","key":"32_CR11","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1109\/31.55004","volume":"37","author":"T. Matsumoto","year":"1990","unstructured":"MATSUMOTO, T., CHUA, L.O.; FURUKAWA, R.: \"CNN Cloning Template: Hole-Filler\" IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.635\u2013638, May 1990.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"5","key":"32_CR12","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/31.55005","volume":"37","author":"T. Matsumoto","year":"1990","unstructured":"MATSUMOTO, T., CHUA, L.O.; YOKOHAMA, T.: \"Image Thinning with a Cellular Neural Network\", IEEE Transactions on Circuits and Systems, Vol.37, No.5, pp.638\u2013640, May 1990.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"32_CR13","unstructured":"ORTEGA,J.; LLORIS,A.; PRIETO,A.: \"Aplicaci\u00f3n de una nueva transformada a la comprobaci\u00f3n de circuitos digitales\". Monograf\u00edas del Departamento de Electr\u00f3nica Univ. de Granada, no. 17. Dep. L.GR-1790-90. ISBN 84-600-7580-X. 1990."},{"key":"32_CR14","unstructured":"PELAYO; A.PRIETO; B.PINO; J.ORTEGA; MARTIN-SMITH,P.: \"Hardware implementation of a neuron model\". Proceedings of the 8th International Symposium Applied Informatics. IASTED. Innsbruck (Austria). Acta-Press (USA) (ISBN 0-88986-142-0) pp.262\u2013264. February 20\u201323, 1990."},{"key":"32_CR15","unstructured":"PELAYO; A.PRIETO; B.PINO; J.ORTEGA; MARTIN-SMITH,P.: \"A new computational element for neural networks\". Proceedings of the 4th International Symposium on Knowledge Engineering. Barcelona (Spain). pp. 247\u2013250. May 9\u201311, 1990."},{"key":"32_CR16","unstructured":"PELAYO,F.J; PRIETO,A.; FERNANDEZ,F.J: Desarrollo de circuitos integrados en modo de corriente con tecnolog\u00eda CMOS. Comunicaciones de la V Escuela de Microelectr\u00f3nica. (Real Sociedad de F\u00edsica-Dto. de Electr\u00f3nica Univ. de Granada). Serv. Publ. Un. Gr., pp.285\u2013292 (ISBN-84-338-1172-X). 1990."},{"key":"32_CR17","doi-asserted-by":"crossref","unstructured":"PELAYO; A.PRIETO; B.PINO; MARTIN-SMITH,P.: \"Analog VLSI implementation of a neural network with competitive learning\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 197\u2013205, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207525"},{"key":"32_CR18","unstructured":"PELAYO,F.J.; PRIETO,A.; LLORIS,A.: \"Characterisation and Design of Hybrid-Mode CMOS Circuits\". International Journal of Electronics. (accepted)."},{"key":"32_CR19","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/3540532676_50","volume":"368","author":"A. Prieto","year":"1990","unstructured":"PRIETO, A.; MARTIN-SMITH, P.; MERELO, J.J.; PELAYO, F.J.; ORTEGA, J.; FERNANDEZ, F.J.; PINO, B.: \"Simulation and hardware implementation of competitive learning neural networks\" In: \"Statistical Mechanics Neural Networks\", Lectures Notes in Physics 368. pp.189\u2013204. Springer-Verlag. 1990.","journal-title":"Statistical Mechanics Neural Networks"},{"key":"32_CR20","doi-asserted-by":"crossref","unstructured":"RAMACHER,U.: \"The VLSI kernel of neural algorithms\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 185\u2013196, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207524"},{"key":"32_CR21","doi-asserted-by":"crossref","unstructured":"RODR\u00cdGUEZ-V\u00c1ZQUEZ,A.; DOM\u00cdNGUEZ-CASTRO,R.; HUERTAS,J.L.: \"Accurate Design of Analog CNN in CMOS Digital Technologies\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp.273\u2013280, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207532"},{"key":"32_CR22","doi-asserted-by":"crossref","unstructured":"ROSKA,T.; B\u00c1RTFAI,G.; SZOLGAY,P.; RADV\u00c1NYI,A.; KOZEK,T.; UGRAY,ZS.: \"A Hardware Accelerator Board for Cellular Neural Networks: CNN-HAC\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 160\u2013168, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207520"},{"key":"32_CR23","doi-asserted-by":"crossref","unstructured":"SPAANENBURG,L.; DEHAAN,P.E.; NEUBER,S.; NIJHUIS,J.A.G.; SIGGELKOW,A.J.: \"ASIC-Based development of Celular neural Networks\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp.177\u2013184, Budapest, 16\u201319 Dec. 1990.","DOI":"10.1109\/CNNA.1990.207523"},{"key":"32_CR24","unstructured":"VARRIENTOS,J.E.; RAM\u00cdREZ-ANGULO,J.; S\u00c1NCHEZ-SINENCIO,E.: \"cellular Neural Networks Implementation: a Current-mode Approach\", Proceedings of the IEEE Celular Neural Networks & Applications International Workshop, IEEE Cat. No. 90TH0312-9, pp. 226\u2013225, Budapest, 16\u201319 Dec. 1990."},{"key":"32_CR25","unstructured":"YANG,L. et al.: \"VLSI Implementation of Celular Neural Networks\", Proceedings of IEEE ISCAS' 90, pp.2425\u20132427, 1990."},{"issue":"1","key":"32_CR26","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/37.103352","volume":"11","author":"P.J. Werbos","year":"1991","unstructured":"WERBOS, P.J.: \"An Overview of Neural Networks for Control\". IEEE Control Systems, Vol.11, No.1, pp.40\u201341, Jan.1991.","journal-title":"IEEE Control Systems"},{"issue":"2","key":"32_CR27","first-page":"64","volume":"137","author":"B. Wilson","year":"1990","unstructured":"WILSON, B.: \"Recent developments in current conveyors and current-mode circuits\", IEE Proceedings, Vol.137, Pt.G., No.2, pp.64\u201377, April 1990.","journal-title":"IEE Proceedings"}],"container-title":["Lecture Notes in Computer Science","Artificial Neural Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0035902.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T12:02:31Z","timestamp":1736251351000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0035902"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["3540545379"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/bfb0035902","relation":{},"subject":[]}}