{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:09:20Z","timestamp":1725458960081},"publisher-location":"Berlin\/Heidelberg","reference-count":33,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"3540545379"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0035905","type":"book-chapter","created":{"date-parts":[[2006,1,25]],"date-time":"2006-01-25T15:37:33Z","timestamp":1138203453000},"page":"285-295","source":"Crossref","is-referenced-by-count":2,"title":["Backpropagation multilayer perceptron: A modular implementation"],"prefix":"10.1007","author":[{"given":"A.","family":"Y\u00e1\u00f1ez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Barro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bugarin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"35_CR1","doi-asserted-by":"crossref","unstructured":"R. Hecht-Nielsen. \"Neurocomputing: picking the human brain\". IEEE Spectrum, 36\u201341, March, 1988.","DOI":"10.1109\/6.4520"},{"key":"35_CR2","first-page":"4","volume":"1","author":"K. Karna","year":"1989","unstructured":"K. Karna & D. M. Breen. \"An artificial neural networks tutorial: part 1 \u2014 basics\". Neural Networks, Vol. 1, 4\u201323, January, 1989.","journal-title":"Neural Networks"},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"K. Goser. \"VLSI technologies for artificial neural networks\". IEEE MICRO, 28\u201344, December, 1989.","DOI":"10.1109\/40.42985"},{"key":"35_CR4","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1016\/0165-6074(90)90005-T","volume":"29","author":"H. Yoon","year":"1990","unstructured":"H. Yoon, J. H. Nang, and S. R. Maeng. \"Parallel Simulation of Multilayered Neural Networks on Distributed-Memory Multiprocessors\". Microproc. & Microprogramming, 29, 185\u2013195, 1990.","journal-title":"Microproc. & Microprogramming"},{"key":"35_CR5","doi-asserted-by":"crossref","unstructured":"L. Atlas & Y Suzuki. \"Digital systems for artificial neural networks\". IEEE circuits and devices magazine, 20\u201324, November, 1989.","DOI":"10.1109\/101.41879"},{"key":"35_CR6","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1016\/0167-8191(90)90085-N","volume":"14","author":"M. Witbrock","year":"1990","unstructured":"M. Witbrock & M. Zagha. \"An implementation of backpropagation learning on GF11, a large SIMD parallel computing\". Parallel Computing, 14, 329\u2013346, 1990.","journal-title":"Parallel Computing"},{"key":"35_CR7","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1016\/0167-8191(90)90084-M","volume":"14","author":"X. Zhang","year":"1990","unstructured":"X. Zhang et al. \"The backpropagation algorithm on grid and hypercube architectures\". Parallel computing, 14, 317\u2013327, 1990.","journal-title":"Parallel computing"},{"key":"35_CR8","unstructured":"P. Bofill et al \"A systolic algorithm for backpropagation: Mapping onto a transputer network\". Proceedings 2nd International Conference of the OUG Artificial Intelligence SIG. IOS Press, 1990."},{"issue":"#3","key":"35_CR9","first-page":"119","volume":"1","author":"J. R. Millan","year":"1989","unstructured":"J. R. Millan & P. Bofill. \"Learning by backpropagation: a systolic algorithm and its transputer implementation\". Neural Networks, Vol. 1, #3, 119\u2013137, July, 1989.","journal-title":"Neural Networks"},{"key":"35_CR10","first-page":"764","volume":"4","author":"A. H. Mascia","year":"1989","unstructured":"A. H. Mascia and R. Ishii. \"Neural Net Implementation on Single-Chip Digital Signal Processor\". IECON 89, Philadelphia, PA, USA, Vol. 4, 764\u2013769, November, 1989.","journal-title":"IECON 89, Philadelphia, PA, USA"},{"key":"35_CR11","doi-asserted-by":"crossref","unstructured":"F. Blayo & P. Hurat. \"A VLSI systolic array dedicated to Hopfiel neural network\". VLSI for artificial intelligence. Kluwer Academic Publishers, 255\u2013264, 1989.","DOI":"10.1007\/978-1-4613-1619-0_24"},{"key":"35_CR12","doi-asserted-by":"crossref","unstructured":"A. Masaki, Y. Hirai and M. Yamada. \"Neural Networks in CMOS: a case study\". Circuits and Devices, 12\u201317, July, 1990.","DOI":"10.1109\/101.59425"},{"key":"35_CR13","doi-asserted-by":"crossref","unstructured":"M. Weinfield. \"A fully digital integrated CMOS Hopfield Network including the learning algorithm\". In: VLSI for Artificial Intelligence, Kluwer Academic Publishers, 169\u2013178, 1989.","DOI":"10.1007\/978-1-4613-1619-0_15"},{"key":"35_CR14","volume-title":"Analog VLSI and Neural Networks","author":"C. Mead","year":"1988","unstructured":"C. Mead. \"Analog VLSI and Neural Networks\". Addison Wesley, Reading, Mass., 1988."},{"key":"35_CR15","doi-asserted-by":"crossref","unstructured":"M. Walker, P. Hasler and L. Akers. \"A CMOS Neural Network for Pattern Association\". IEEE Micro, 68\u201374, October, 1989.","DOI":"10.1109\/40.45828"},{"key":"35_CR16","doi-asserted-by":"crossref","unstructured":"J. Alspector. \"Neural-Style microsystems that learn\". IEEE Com. Magazine, 29\u201336, November, 1989.","DOI":"10.1109\/35.41398"},{"key":"35_CR17","unstructured":"L. Personnaz; A. Johannet & G. Dreyfus. \"Problems and trends in integrated neural networks\". Connectionism in perspective. Elsevier Science publishers B.V. (North Holland), 499\u2013505, 1989."},{"issue":"#12","key":"35_CR18","doi-asserted-by":"crossref","first-page":"1967","DOI":"10.1109\/29.45543","volume":"37","author":"J. N. Hwang","year":"1989","unstructured":"J. N. Hwang; J. A. Vlontzos & S.Y. Kung. \"A systolic neural network for hidden Markov Models\". IEEE transactions on acoustics, speech and signal processing, Vol. 37, #12, 1967\u20131979, 1989.","journal-title":"IEEE transactions on acoustics, speech and signal processing"},{"key":"35_CR19","doi-asserted-by":"crossref","unstructured":"S. Y. Kung. \"Parallel architectures for artificial neural nets\". Int. Conf. on Systolic Arrays, San Diego, CA, USA, 163\u2013174, May, 1988.","DOI":"10.1109\/ARRAYS.1988.18057"},{"key":"35_CR20","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1016\/0743-7315(89)90065-8","volume":"6","author":"S. Y. Kung","year":"1989","unstructured":"S. Y. Kung & J. N. Hwang. \"A unified systolic architecture for artificial neural networks\". Journal of Parallel an Distributed Computing, 6, 358\u2013387, 1989.","journal-title":"Journal of Parallel an Distributed Computing"},{"key":"35_CR21","unstructured":"J. M. Moreno, F. Castillo & J. Cabestany. \"Implementaci\u00f3n VLSI de un procesador neuronal\". Comunicaciones V Esc. Microelectronica, 329\u2013332, September, 1990. In Spanish."},{"issue":"#7","key":"35_CR22","doi-asserted-by":"crossref","first-page":"1162","DOI":"10.1109\/29.1643","volume":"36","author":"D. J. Burr","year":"1988","unstructured":"D. J. Burr. \"Experiments on Neural Net Recognition of Spoken and Written Text\". IEEE trans. on Acoust. Speech & Signal Proc., Vol. 36, #7, 1162\u20131168, 1988.","journal-title":"IEEE trans. on Acoust. Speech & Signal Proc."},{"key":"35_CR23","doi-asserted-by":"crossref","unstructured":"J. C. Lupo. \"Defense Applications of Neural Networks\". IEEE Com. Magazine, 82\u201388, Nov., 1989.","DOI":"10.1109\/35.41404"},{"key":"35_CR24","unstructured":"S. Kung, \"VLSI Array Processors for Sygnal\/Image Processing\". New Comp. Tech., C-15, 561\u2013608."},{"key":"35_CR25","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/MC.1987.1663622","volume":"20","author":"J. J. Navarro","year":"1987","unstructured":"J. J, Navarro, J. M Llaberia, and M. Valero. \"Partitioning: an essential step in mapping algorithms into systolic array processors\". IEEE computing, 20, 77\u201389, July, 1987.","journal-title":"IEEE computing"},{"key":"35_CR26","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1016\/0743-7315(86)90010-9","volume":"3","author":"M. C. Chen","year":"1986","unstructured":"M. C. Chen. A Design Methodology for Synthesizing Parallel Algorithms and Architectures\". Journal of Parallel and Distributed Computing, 3, 461\u2013491, April, 1986.","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"#4","key":"35_CR27","first-page":"277","volume":"137","author":"S. Manohar","year":"1990","unstructured":"S. Manohar & G. Baudet. \"Pragmatic approach to systolic design\". IEEE proceedings, Vol. 137, #4, 277\u2013282, 1990.","journal-title":"IEEE proceedings"},{"issue":"#1","key":"35_CR28","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TC.1986.1676652","volume":"c-35","author":"D. I. Moldovan","year":"1986","unstructured":"D. I. Moldovan & J. A. B. Fortes. \"Partitioning and mapping algorithms into fixed size systolic arrays\". IEEE transactions on computers, Vol. c-35, #1, 1\u201312, 1986.","journal-title":"IEEE transactions on computers"},{"key":"35_CR29","doi-asserted-by":"crossref","unstructured":"M. Valero-Garc\u00eda; J. J. Navarro; J. M. Llaberia & V. Valero. \"Systematic Hardware adaptation for systolic algoriyhms\". ACM, 96\u2013104, 1989.","DOI":"10.1145\/74926.74937"},{"key":"35_CR30","doi-asserted-by":"crossref","first-page":"318","DOI":"10.7551\/mitpress\/5236.001.0001","volume-title":"Parallel Distributed Processing: Explorations in the Microstructures of Cognition, Vol. 1","author":"D. E. Rumelhart","year":"1986","unstructured":"D. E. Rumelhart, G. E. Hinton and R. J. Williams. \"Learning Internal Representations By Error Correction\". In: Parallel Distributed Processing: Explorations in the Microstructures of Cognition, Vol. 1, Cambridge, MA: MIT Press, 318\u2013362, 1986."},{"key":"35_CR31","doi-asserted-by":"crossref","unstructured":"R. Lippmann. \"An introduction to computing with neural nets\". IEEE ASSP Mag., 4\u201322, April, 1987.","DOI":"10.1109\/MASSP.1987.1165576"},{"issue":"#24","key":"35_CR32","doi-asserted-by":"crossref","first-page":"1662","DOI":"10.1049\/el:19891114","volume":"25","author":"D. J. Myers","year":"1989","unstructured":"D. J. Myers & R. A. Hutchinson. \"Efficient implementation of piecewise linear activation function for digital neural networks\". Electronic letters, Vol., 25, #24, 1662\u20131663, 1989.","journal-title":"Electronic letters"},{"key":"35_CR33","unstructured":"S. Barro and A. Ya\u00f1ez. \"A VLSI and WSI systolic architecture for multilayer feedforward networks of arbitrary size\". IJCNN-91, Seattle, July, 1991."}],"container-title":["Lecture Notes in Computer Science","Artificial Neural Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0035905.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T22:16:39Z","timestamp":1607552199000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0035905"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["3540545379"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/bfb0035905","relation":{},"subject":[]}}