{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T05:04:28Z","timestamp":1773983068317,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540644439","type":"print"},{"value":"9783540697831","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0037255","type":"book-chapter","created":{"date-parts":[[2006,1,25]],"date-time":"2006-01-25T10:03:16Z","timestamp":1138183396000},"page":"993-995","source":"Crossref","is-referenced-by-count":10,"title":["Dynamically trace scheduled VLIW architectures"],"prefix":"10.1007","author":[{"given":"Alberto Ferreira","family":"de Souza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Rounce","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,22]]},"reference":[{"key":"130_CR1","doi-asserted-by":"crossref","unstructured":"J. E. Smith, S. Vajapeyam, \u201cTrace Processors: Moving to Forth-Generation Microarchilectures\u201d IEEE Computer, September 1997.","DOI":"10.1109\/2.612251"},{"key":"130_CR2","doi-asserted-by":"crossref","unstructured":"J. A. Fisher, \u201cThe VLIW Machine: A Multiprocessor for Compiling Scientific Code\u201d, IEEE Computer, pp. 45\u201353, July 1984.","DOI":"10.1109\/MC.1984.1659185"},{"key":"130_CR3","doi-asserted-by":"crossref","unstructured":"B. R. Rau, \u201cDynamically Scheduled VLIW Processors\u201d, Proceedings of the 26th Annual Symposium on Microarchitecture, pp. 80\u201392, 1993.","DOI":"10.1109\/MICRO.1993.282744"},{"key":"130_CR4","unstructured":"K. Ebcioglu, E. R. Altman, \u201cDAISY: Dynamic Compilation for 100% Architectural Compatibility\u201d, IBM Research Report RC20538, 82 pages. 1996."},{"key":"130_CR5","doi-asserted-by":"crossref","unstructured":"R. Nair, M. E. Hopkins, \u201cExploiting Instructions Level Parallelism in Processors by Caching Scheduled Groups\u201d, IBM Research Report RC20628, 17 pages, 1996.","DOI":"10.1145\/264107.264125"},{"issue":"7","key":"130_CR6","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1109\/TC.1981.1675826","volume":"C30","author":"S. Davidson","year":"1981","unstructured":"S. Davidson, D. Landskov, B. D. Shriver, P. W. Mallelt, \u201cSome Experiments in Local Microcode Compaction for Horizontal Machines\u201d, IEEE Transactions on Computers, Vol. C30, No. 7, pp. 460\u2013477, July 1981.x","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing and Networking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0037255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T04:47:13Z","timestamp":1683348433000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0037255"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540644439","9783540697831"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/bfb0037255","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1998]]}}}