{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T21:05:09Z","timestamp":1761944709223,"version":"build-2065373602"},"publisher-location":"New York, NY","reference-count":20,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9780387968186"},{"type":"electronic","value":"9780387347707"}],"license":[{"start":{"date-parts":[[1988,1,1]],"date-time":"1988-01-01T00:00:00Z","timestamp":567993600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1988]]},"DOI":"10.1007\/bfb0040389","type":"book-chapter","created":{"date-parts":[[2006,8,3]],"date-time":"2006-08-03T00:03:50Z","timestamp":1154563430000},"page":"212-225","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Compaction on the torus"],"prefix":"10.1007","author":[{"given":"K.","family":"Mehlhorn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"R\u00fclling","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Cole, R., and Siegel, A., \u201cRiver routing every which way, but loose\u201d, Proceedings of the 25th Annual Symposium on Foundations of Computer Science, October 1984, pp. 65\u201373","DOI":"10.1109\/SFCS.1984.715902"},{"issue":"6","key":"22_CR2","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1016\/0010-4485(78)90115-X","volume":"10","author":"A.E. Dunlop","year":"1978","unstructured":"Dunlop, A.E., \u201cSLIP: symbolic layout of integrated circuits with compaction\u201d, Computer Aided Design, Vol. 10, No. 6, 1978, pp. 387\u2013391","journal-title":"Computer Aided Design"},{"key":"22_CR3","unstructured":"Eichenberger, P., and Horowitz, M., \u201cToroidal Compaction of Symbolic Layouts for Regular Structures\u201d, 1987 IEEE, ICCAD, pp. 142\u2013145"},{"key":"22_CR4","volume-title":"Symbolic Layout and Compaction of Integrated Circuits","author":"M.Y. Hsueh","year":"1979","unstructured":"Hsueh, M.Y., \u201cSymbolic Layout and Compaction of Integrated Circuits\u201d, Ph.D. theis, EECS Divisio, University of California, Berkeley, 1979"},{"key":"22_CR5","unstructured":"Gao, S., Jerrum, M., Kaufmann, M., Mehlhorn, K., R\u00fclling, W., Storb, C., \u201cOn homotopic river routing\u201d, BFC 87, Bonn, 1987"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"Kaufmann, M., and Mehlhorn, K., \u201cLocal Routing of Two-Terminal Nets\u201d, 4th STACS 87, LNCS 247, pp. 40\u201352","DOI":"10.1007\/BFb0039593"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Kedem, G., and Watanabe, H., \u201cOptimization techniques for IC layout and compaction\u201d, Technical Report 117, Computer Science Department, University of Rochester, 1982","DOI":"10.1109\/DAC.1983.1585635"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Leiserson, C.E., and Maley, F.M., \u201cAlgorithms for routing and testing routability of planar VLSI layouts\u201d, Proceedings of the 17th Annual ACM Symposium on Theory of Computing, 1985, pp. 69\u201378","DOI":"10.1145\/22145.22153"},{"issue":"3","key":"22_CR9","doi-asserted-by":"publisher","first-page":"447","DOI":"10.1137\/0212029","volume":"12","author":"C.E. Leiserson","year":"1983","unstructured":"Leiserson, C.E., and Pinter, R.Y., \u201cOptimal placement for river routing\u201d, SIAM Journal on Computing, Vol. 12, No. 3, 1983, pp. 447\u2013462","journal-title":"SIAM Journal on Computing"},{"key":"22_CR10","unstructured":"Lengauer, T., \u201cEfficient algorithms for the constraint generation for integrated circuit layout compaction\u201d, Proceedings of the 9th Workshop on Graphtheoretic Concepts in Computer Science, 1983"},{"key":"22_CR11","unstructured":"Lengauer, T., and Mehlhorn, K., \u201cThe HILL system: a design environment for the hierarchical specification, compaction, and simulation for integrated circuit layouts\u201d, Proceedings, Conference on Advanced Research in VLSI, 1984"},{"issue":"3","key":"22_CR12","doi-asserted-by":"publisher","first-page":"408","DOI":"10.1016\/0196-6774(84)90020-8","volume":"5","author":"T. Lengauer","year":"1984","unstructured":"Lengauer, T., \u201cOn the solution of inequality systems relevant to IC layout\u201d, Journal of Algorithms, Vol. 5, No. 3, 1984, pp. 408\u2013421","journal-title":"Journal of Algorithms"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Lengauer, T., \u201cThe Complexity of Compacting Hierarchically Specified Layouts of Integrated Circuits\u201d, 1982 FOCS, pp. 358\u2013368","DOI":"10.1109\/SFCS.1982.92"},{"key":"22_CR14","unstructured":"Lichter, P., \u201cEin Schaltkreis f\u00fcr die Kulischarithmetik\u201d, Diplomarbeit, Universit\u00e4t des Saarlandes, 1988, in preparation"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Maley, F.M., \u201cCompaction with Automatic Jog Insertion\u201d, 1985 Chapel Hill Conference on VLSI","DOI":"10.21236\/ADA176525"},{"key":"22_CR16","unstructured":"Maley, F.M., \u201cSingle-Layer Wire Routing\u201d, Ph.D. thesis, MIT, 1987"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"Mehlhorn, K., and N\u00e4her, St., \u201cA Faster Compaction Algorithm with Automatic Jog Insertion\u201d, Proceedings of the 1988 MIT VLSI Conference","DOI":"10.7551\/mitpress\/1102.003.0024"},{"key":"22_CR18","unstructured":"Pinter, R.Y., \u201cThe Impact of Layer Assignment Methods on Layout Algorithms for Integrated Circuits\u201d, Ph.D. thesis, MIT Department of Electrical Engineering and Computer Science, 1982"},{"key":"22_CR19","unstructured":"R\u00fclling, W., \u201cEinf\u00fchrung in die Chip-Entwurfssprache HILL\u201d, Techn. Bericht 04\/1987, SFB124, Univ. des Saarlandes, 1987"},{"key":"22_CR20","unstructured":"Williams, J.D., \u201cSTICKS \u2014 a graphical compiler for high level LSI design\u201d, National Computer Conference, 1978, pp. 289\u2013295"}],"container-title":["Lecture Notes in Computer Science","VLSI Algorithms and Architectures"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0040389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T09:17:28Z","timestamp":1736500648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0040389"}},"subtitle":["Extended abstract"],"short-title":[],"issued":{"date-parts":[[1988]]},"ISBN":["9780387968186","9780387347707"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/bfb0040389","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1988]]},"assertion":[{"value":"1 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}