{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:38:20Z","timestamp":1725467900175},"publisher-location":"Berlin\/Heidelberg","reference-count":9,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"0387968180"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0040393","type":"book-chapter","created":{"date-parts":[[2006,8,3]],"date-time":"2006-08-03T00:03:50Z","timestamp":1154563430000},"page":"257-267","source":"Crossref","is-referenced-by-count":7,"title":["A new algorithm for wiring layouts"],"prefix":"10.1007","author":[{"given":"Ioannis G.","family":"Tollis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"M.L. Brady and D.J. Brown, \u201cVLSI ROUTING: Four Layers Suffice,\u201d pp. 245\u2013257 in Advances in Computing Research, vol. 2, ed. F.P. Preparata, JAI Press Inc., 1984."},{"key":"26_CR2","volume-title":"Proceedings of the 21st Annual Conference on Information Sciences and Systems","author":"M.L. Brady","year":"1987","unstructured":"M.L. Brady and M. Sarrafzadeh, \u201cLayout Streching to Ensure Wirability,\u201d Proceedings of the 21st Annual Conference on Information Sciences and Systems, Johns Hopkins University, Baltimore MD, 1987."},{"key":"26_CR3","unstructured":"T. Gonzalez and S.Q. Zheng, \u201cStreching and Three-Layer Wiring Planar Layouts,\u201d Technical Report TRCS87-10, University of California at Santa Barbara, 1987."},{"key":"26_CR4","unstructured":"W. Lipski, Jr, \u201cOn the Structure of Three-Layer Wirable Layouts,\u201d pp. 231\u2013243 in Advances in Computing Research, vol. 2, ed. F.P. Preparata, JAI Press Inc., 1984."},{"key":"26_CR5","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/BF01704913","volume":"19","author":"W. Lipski Jr","year":"1987","unstructured":"W. Lipski, Jr and F.P. Preparata, \u201cA Unified Approach to Layout Wirability,\u201d Mathematical Systems Theory, vol. 19, pp. 189\u2013203, 1987.","journal-title":"Mathematical Systems Theory"},{"issue":"1","key":"26_CR6","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1145\/4904.4994","volume":"33","author":"K. Mehlhorn","year":"1986","unstructured":"K. Mehlhorn and F.P. Preparata, \u201cRouting Through a Rectangle,\u201d J. ACM, vol. 33, no. 1, pp. 60\u201385, 1986.","journal-title":"J. ACM"},{"issue":"5","key":"26_CR7","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/TC.1984.1676459","volume":"33","author":"F.P. Preparata","year":"1984","unstructured":"F.P. Preparata and W. Lipski, Jr., \u201cOptimal Three-Layer Channel Routing,\u201d IEEE Trans. on Computers, vol. 33, no. 5, pp. 427\u2013437, 1984.","journal-title":"IEEE Trans. on Computers"},{"key":"26_CR8","unstructured":"I.G. Tollis, \u201cAlgorithms for VLSI Layout,\u201d Ph.D. Thesis, Department of Computer Science, Technical Report ACT-85, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, 1987."},{"key":"26_CR9","volume-title":"Wiring Eayouts in the Octo-Square Grid and Two-Colorable Maps","author":"I.G. Tollis","year":"1987","unstructured":"I.G. Tollis, \u201cWiring Eayouts in the Octo-Square Grid and Two-Colorable Maps,\u201d Manuscript, Urbana, 1987."}],"container-title":["Lecture Notes in Computer Science","VLSI Algorithms and Architectures"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0040393.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T21:40:19Z","timestamp":1607550019000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0040393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387968180"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/bfb0040393","relation":{},"subject":[]}}