{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:38:11Z","timestamp":1725467891385},"publisher-location":"Berlin\/Heidelberg","reference-count":26,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"0387968180"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0040397","type":"book-chapter","created":{"date-parts":[[2006,8,3]],"date-time":"2006-08-03T00:03:50Z","timestamp":1154563430000},"page":"301-311","source":"Crossref","is-referenced-by-count":0,"title":["Parallel simulation and test of VLSI array logic"],"prefix":"10.1007","author":[{"given":"Pradip","family":"Bose","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"30_CR1","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MDT.1984.5005647","volume":"1","author":"T. Blank","year":"1984","unstructured":"T. Blank, \u201cA survey of hardware accelerators used in computer-aided design,\u201d IEEE Design & Test of Computers, Vol. 1, No. 3, pp. 21\u201339, August 1984.","journal-title":"IEEE Design & Test of Computers"},{"key":"30_CR2","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1147\/rd.192.0098","volume":"19","author":"H. Fleisher","year":"1975","unstructured":"H. Fleisher and L. I. Maissel, \u201cAn introduction to array logic,\u201d IBM Journal of Research and Development, Vol. 19, pp. 98\u2013109, March 1975.","journal-title":"IBM Journal of Research and Development"},{"key":"30_CR3","unstructured":"E. I. Muehldorf and T. W. Williams, \u201cOptimized stuck fault test pattern generation for PLA macros,\u201d Dig. Semiconductor Test Symp., Cherry Hill, NJ, October 25\u201327, 1977, pp. 88\u2013101."},{"key":"30_CR4","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TC.1979.1675429","volume":"C-28","author":"D. L. Ostapko","year":"1979","unstructured":"D. L. Ostapko and S. J. Hong, \u201cFault analysis and test generation for programmable logic arrays,\u201d IEEE Trans. Comput., vol. C-28, Sept. 1979, pp. 617\u2013626.","journal-title":"IEEE Trans. Comput."},{"key":"30_CR5","doi-asserted-by":"crossref","first-page":"845","DOI":"10.1109\/TC.1979.1675264","volume":"C-28","author":"J. Smith","year":"1979","unstructured":"J. Smith, \u201cDetection of faults in programmable logic arrays,\u201d IEEE Trans. Computers, vol. C-28, Nov. 1979, pp. 845\u2013853.","journal-title":"IEEE Trans. Computers"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"P. Bose and J. A. Abraham, \u201cTest generation for programmable logic arrays,\u201d Proc. 19th Design Automation Conf., Las Vegas, June 1982, pp. 574\u2013580.","DOI":"10.1109\/DAC.1982.1585555"},{"key":"30_CR7","unstructured":"P. Bose, \u201cLogical fault analysis and design for testability of programmable logic arrays,\u201d Proc. 23rd Annual Allerton, Conf., Monticello, October 1985, pp. 158\u2013167."},{"key":"30_CR8","unstructured":"P. Bose, \u201cFunctional testing of programmable logic arrays,\u201d IBM Research Report RC 10681, Yorktown Heights, NY October 1984."},{"issue":"4","key":"30_CR9","first-page":"633","volume":"CAD-5","author":"R-S. Wei","year":"1986","unstructured":"R-S. Wei and A. Sangiovanni-Vincentelli, \u201cPLATYPUS: A PLA test pattern generation tool,\u201d IEEE Trans. on Computer-Aided Design, Vol. CAD-5, No. 4, pp. 633\u2013643, October 1986.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"30_CR10","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1109\/TC.1980.1675612","volume":"C-29","author":"V. K. Agarwal","year":"1980","unstructured":"V. K. Agarwal, \u201cMultiple fault detection in programmable logic arrays,\u201d IEEE Trans. on Computers, vol. C-29, pp. 518\u2013522, June 1980.","journal-title":"IEEE Trans. on Computers"},{"key":"30_CR11","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TC.1983.1676277","volume":"C-32","author":"K. S. Ramanatha","year":"1983","unstructured":"K. S. Ramanatha and N. N. Biswas, \u201cA design for testability of undetectable crosspoint faults in programmable logic arrays,\u201d IEEE Trans. Comput., vol. C-32, June 1983, pp. 551\u2013557.","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"30_CR12","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/TC.1987.1676882","volume":"C-36","author":"S. M. Reddy","year":"1987","unstructured":"S. M. Reddy and D. S. Ha, \u201cA new approach to the design of testable PLAs,\u201d IEEE Trans. on Computers, Vol. C-36, No. 2, pp. 201\u2013211, February 1987.","journal-title":"IEEE Trans. on Computers"},{"key":"30_CR13","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1109\/TC.1981.1675712","volume":"C-30","author":"H. Fujiwara","year":"1981","unstructured":"H. Fujiwara and K. Kinoshita, \u201cA design of programmable logic arrays with universal test sets,\u201d IEEE Trans. Comput., vol. C-30, pp. 823\u2013828, November 1981.","journal-title":"IEEE Trans. Comput."},{"key":"30_CR14","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/PGEC.1967.264743","volume":"EC-16","author":"J. P. Roth","year":"1967","unstructured":"J. P. Roth, W. G. Bouricius and P. R. Schneider, \u201cProgrammed algorithms to compute tests to detect and distinguish between failures in logic circuits,\u201d IEEE Trans. Electron. Comput., vol. EC-16, pp. 567\u2013579, October 1967.","journal-title":"IEEE Trans. Electron. Comput."},{"key":"30_CR15","doi-asserted-by":"crossref","unstructured":"N. Ishiura, H. Yasuura and S. Yajima, \u201cHigh-speed logic simulation on vector processors,\u201d IEEE Trans. on Computer-Aided Design, Vol. CAD-6, No. 3, May 1987.","DOI":"10.1109\/TCAD.1987.1270276"},{"key":"30_CR16","unstructured":"D. L. Ostapko, Z. Barzilai and G. M. Silberman, \u201cFast fault simulation in a parallel processing environment,\u201d Proc. Int'l. Test Conf., Washington, D.C., September 1987."},{"issue":"5","key":"30_CR17","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/MDT.1987.295209","volume":"4","author":"F. Darema","year":"1987","unstructured":"F. Darema and G. F. Pfister, \u201cMultipurpose parallelism for VLSI CAD on the RP3,\u201d IEEE Design & Test of Computers, Vol. 4, No. 5, pp. 19\u201327, October 1987.","journal-title":"IEEE Design & Test of Computers"},{"key":"30_CR18","unstructured":"F. Darema et al., \u201cA Single-Program-Multiple-Data computational model for EPEX Fortran,\u201d IBM Research Report RC 11552, Yorktown Heights, NY, October 1986."},{"key":"30_CR19","volume-title":"The Structure of Computers and Computations, Vol. I","author":"D. J. Kuck","year":"1978","unstructured":"D. J. Kuck, The Structure of Computers and Computations, Vol. I, John Wiley & Sons, New York, 1978."},{"key":"30_CR20","unstructured":"B. Liu and N. Strother, \u201cPeak vector performance from VS Fortran,\u201d IBM Research Report RC 12849, June 1987."},{"key":"30_CR21","unstructured":"P. Bose, \u201cA brief status report on EAVE: an Expert Advisor for Vectorization,\u201d IBM Research Report (to appear, December 1987)."},{"issue":"12","key":"30_CR22","doi-asserted-by":"crossref","first-page":"1215","DOI":"10.1109\/TC.1982.1675945","volume":"C-31","author":"K. Hwang","year":"1982","unstructured":"K. Hwang, \u201cPartitioned matrix algorithms for VLSI arithmetic systems,\u201d IEEE Trans. on Computers, Vol. C-31, No. 12, pp. 1215\u20131224, December 1982.","journal-title":"IEEE Trans. on Computers"},{"issue":"1","key":"30_CR23","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1145\/359327.359336","volume":"21","author":"R. M. Russell","year":"1978","unstructured":"R. M. Russell, \u201cThe CRAY-1 computer system,\u201d Comm. ACM, vol. 21, no. 1, pp. 63\u201372, January 1978.","journal-title":"Comm. ACM"},{"key":"30_CR24","doi-asserted-by":"crossref","unstructured":"Several papers on the IBM 3090 system, architecture and performance, IBM Systems Journal, Vol. 25, No. 1, pp. 4\u201382, 1986.","DOI":"10.1147\/sj.251.0004"},{"key":"30_CR25","unstructured":"G. F. Pfister et al., \u201cThe RP3 Research Parallel Processor Prototype (RP3): introduction and architecture,\u201d Proc. Int'l. Conf. on Parallel Processing, August 1985, pp. 764\u2013771."},{"key":"30_CR26","unstructured":"P. Bose, \u201cFast Fault Simulation and Test Generation for PLAs in a Parallel Processing Environment,\u201d IBM Research Report RC 13343, Yorktown Heights, NY, December 1987."}],"container-title":["Lecture Notes in Computer Science","VLSI Algorithms and Architectures"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0040397.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T21:40:20Z","timestamp":1607550020000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0040397"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387968180"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/bfb0040397","relation":{},"subject":[]}}