{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:38:07Z","timestamp":1725467887790},"publisher-location":"Berlin\/Heidelberg","reference-count":10,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"0387968180"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0040413","type":"book-chapter","created":{"date-parts":[[2006,8,2]],"date-time":"2006-08-02T20:03:50Z","timestamp":1154549030000},"page":"465-476","source":"Crossref","is-referenced-by-count":1,"title":["A 4d channel router for a two layer diagonal model"],"prefix":"10.1007","author":[{"given":"E.","family":"Lodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Luccio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Pagli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"46_CR1","unstructured":"Hu T.C., Kuh E.S. Theory and Concepts of Circuits Layout. In T.C. Hu and K.S. Kuh, Eds.: VLSI Circuit Layout: Theory and Design, IEEE Press Selected Rep. Series, New York 1985."},{"key":"46_CR2","volume-title":"A Survey of Problems and Results for Channel Routing","author":"T. Leighton","year":"1986","unstructured":"Leighton T. A Survey of Problems and Results for Channel Routing, A.W.O.C., Loutraki, Greece, July 1986."},{"key":"46_CR3","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/TC.1984.1676459","volume":"C-33","author":"F.P. Preparata","year":"1984","unstructured":"Preparata F.P., Lipski W. Optimal Three-layer Wireable Layouts, IEEE Trans. on Comp. C-33 (1984), 427\u2013437.","journal-title":"IEEE Trans. on Comp."},{"key":"46_CR4","unstructured":"Sarrafzadeh M. Hierarchical Approaches to VLSI Circuit Layout, Coordinated Science Lab., Univ. of Illinois, Tech. Rep. ACT 72, 1986."},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Brown D. and Rivest R. L. New Lower Bounds on Channel Width, Proc. CMU Conference on VLSI Systems and Computations, Computer Science Press 1981, 178\u2013185.","DOI":"10.1007\/978-3-642-68402-9_20"},{"key":"46_CR6","doi-asserted-by":"crossref","unstructured":"Lodi E., Luccio F. and Pagli L. A preliminary study of a Diagonal Channel Routing Model, Algorithmica, to appear.","DOI":"10.1007\/BF01553910"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Baker B.S., Bhatt S.N., Leighton T. An Approximation Algorithm for Manhattan Routing, in F.P.Preparata, Ed., Advances in Computing Research, Vol.2, JAI Press 1984.","DOI":"10.1145\/800061.808779"},{"key":"46_CR8","doi-asserted-by":"crossref","unstructured":"Rivest R.L., Baratz A.E. and Miller G. Provably good channel routing algorithms, Proc. CMU Conference on VLSI Systems and computations, 1981.","DOI":"10.1007\/978-3-642-68402-9_18"},{"key":"46_CR9","unstructured":"Lodi E., Luccio F. and Pagli L. Channel Routing in the Diagonal Model, Dipartimento di Informatica, Univ. of Pisa, Int. Rep. 1988."},{"key":"46_CR10","unstructured":"Lodi E. Routing Multiterminal Nets in a Diagonal Model, Proc. 22nd CISS, Princeton 1988."}],"container-title":["Lecture Notes in Computer Science","VLSI Algorithms and Architectures"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/BFb0040413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T00:38:03Z","timestamp":1572914283000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0040413"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387968180"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/bfb0040413","relation":{},"subject":[]}}