{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:17:23Z","timestamp":1725459443499},"publisher-location":"Berlin\/Heidelberg","reference-count":37,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"4431700021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0043450","type":"book-chapter","created":{"date-parts":[[2006,1,25]],"date-time":"2006-01-25T09:51:43Z","timestamp":1138182703000},"page":"105-129","source":"Crossref","is-referenced-by-count":1,"title":["Hardware algorithms for VLSI systems"],"prefix":"10.1007","author":[{"given":"Hiroto","family":"Yasuura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuzo","family":"Yajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"S.Yajima and H.Yasuura, \u201cHardware Algorithms and Logic Deign Automation \u2014 An Overview and Progress Report \u2014\u201c, Kyoto Univ. Yajima Lab. Research Rep. ER 82-01, June 1982. Also to appear in Lecture Notes on Computer Science, Springer-Verlag.","DOI":"10.1007\/3-540-11980-9_21"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"\u201cHighly Parallel Computing\u201c Edited by L.S. Hayens, IEEE Computer, vol.15, no.1, pp. 7\u201396, Jan. 1982.","DOI":"10.1109\/MC.1982.1653822"},{"key":"6_CR3","unstructured":"S.Yajima, H.Yasuura and Y.Kambayashi, \u201cDesign of Hardware Algorithms and Related Problems\u201c, IECE Technical Rep. AL81\u201386, Dec. 1981 (in Japanese)."},{"issue":"3","key":"6_CR4","first-page":"176","volume":"23","author":"N. Tokura","year":"1982","unstructured":"N. Tokura, \u201cVLSI Algorithms and Area-Time Complexity\u201c, Joho-Shori vol.23, no.3, pp.176\u2013186, March 1982 (in Japanese).","journal-title":"Joho-Shori"},{"key":"6_CR5","volume-title":"Introduction to VLSI Systems","author":"C.A. Mead","year":"1980","unstructured":"C.A. Mead and L.A. Conway, \u201cIntroduction to VLSI Systems\u201c, Addison-Wesley, Reading, Mass., 1980."},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"H.T.Kung, \u201cThe Structure of Parallel Algorithms\u201c, Advanced in Computers, vol.19, Academic Press, 1980.","DOI":"10.1016\/S0065-2458(08)60033-9"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"M.Foster and H.T.Kung, \u201cThe Design of Special-Purpose VLSI Chips\u201c, IEEE Computer, vol.13, no.1, Jan. 1980.","DOI":"10.1109\/MC.1980.1653338"},{"issue":"2","key":"6_CR8","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/T-C.1974.223878","volume":"C-23","author":"S. Yajima","year":"1974","unstructured":"S. Yajima and K. Inagaki, \u201cPower Minimization Problems of Logic Network\u201c, IEEE Trans. on Comput., vol.C-23, no.2, pp.153\u2013165, Feb. 1974.","journal-title":"IEEE Trans. on Comput."},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"G.F.Pfister, \u201cThe Yorktown Simulation Engine: Introduction\u201c, Proc. 19th Design Automation Conf.pp.51\u201354, June 1982.","DOI":"10.1109\/DAC.1982.1585479"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"H.G.Adshead, \u201cTowards VLSI Complexity: The DA Algorithm Scaling Problem: Can Special DA Hardware Help?\u201c, Proc. 19th Design Automation Conf. pp.339\u2013344, June 1982.","DOI":"10.1145\/800263.809227"},{"issue":"9","key":"6_CR11","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/TC.1979.1675427","volume":"C-28","author":"R.A. Wood","year":"1979","unstructured":"R.A. Wood, \u201cA High Density Programmable Logic Array Chip\u201c, IEEE Trans. on Comput. vol.C-28, no.9, pp.602\u2013608, Sept. 1979.","journal-title":"IEEE Trans. on Comput."},{"key":"6_CR12","first-page":"41","volume":"FTCS-11","author":"S. Yajima","year":"1981","unstructured":"S. Yajima and T. Aramaki, \u201cAutonomously Testable Programmable Logic Arrays\u201c, Proc. FTCS-11, pp.41\u201343, June 1981.","journal-title":"Proc."},{"issue":"1","key":"6_CR13","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TC.1982.1675879","volume":"C-31","author":"T. Williams","year":"1982","unstructured":"T. Williams and K.P. Parker, \u201cDesign for Testability \u2014 A Survey\u201c, IEEE Trans. on Comput., vol.C-31, no.1, pp.2\u201315, Jan. 1982.","journal-title":"IEEE Trans. on Comput."},{"key":"6_CR14","volume-title":"The Complexity of Computing","author":"J.E. Savage","year":"1976","unstructured":"J.E. Savage, \u201cThe Complexity of Computing\u201c, Wiley-Interscience, Reading Mass., 1976."},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"C.D.Thompson, \u201cArea-Time Complexity for VLSI\u201c, Proc. 11th Symposium on the Theory of Computing, pp.81\u201388, May 1979.","DOI":"10.1145\/800135.804401"},{"issue":"3","key":"6_CR16","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1145\/322261.322269","volume":"28","author":"R.P. Brent","year":"1981","unstructured":"R.P. Brent and H.T. Kung, \u201cThe Area-Time Complexity of Binary Multiplication\u201c, JACM, vol.28, no.3, pp.521\u2013534, July 1981.","journal-title":"JACM"},{"key":"6_CR17","volume-title":"Design and Analysis of Computer Algorithms","author":"A.V. Aho","year":"1974","unstructured":"A.V. Aho, J.E. Hopcroft and J.D. Ullman, \u201cDesign and Analysis of Computer Algorithms\u201c, Addison-Wesley, Reading, Mass., 1974."},{"key":"6_CR18","unstructured":"B.Chazelle and L.Monier, \u201cTowards More Realistic Models of Computation for VLSI\u201c, Proc. 11th Symposium on the Theory of Computing, pp.209\u2013213, April 1979."},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Z.M.Kedem and A.Zorat, \u201cOn Relations between Inputs and Communication\/Computation in VLSI\u201c, Proc. 22nd Symp. on the Foundations of Computer Science, pp.37\u201344, Oct.1981.","DOI":"10.1109\/SFCS.1981.26"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"J.Vuillemin, \u201cA Combinatorial Limit to the Computing Power of VLSI Circuits\u201c, Proc. 21st Symp. on the Foundation of Computer Sience, pp.294\u2013300, Oct. 1980.","DOI":"10.1109\/SFCS.1980.1"},{"issue":"4","key":"6_CR21","first-page":"268","volume":"21","author":"H. Yasuura","year":"1980","unstructured":"H. Yasuura, \u201cTheory of Complexity of Logic Functions and its Application to Logical Design of High-Speed Logic Circuits\u201c, Trans. of the Information Processing Society of Japan, vol.21, no.4, pp.268\u2013278, July 1980 (in Japanese).","journal-title":"Trans. of the Information Processing Society of Japan"},{"issue":"4","key":"6_CR22","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1137\/0206054","volume":"6","author":"A. Borodin","year":"1977","unstructured":"A. Borodin, \u201cOn Relating Time and Space to Size and depth\u201c, SIAM Jornal of Computing, vol.6, no.4, pp.733\u2013744, Dec. 1977.","journal-title":"SIAM Jornal of Computing"},{"issue":"4","key":"6_CR23","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1109\/TC.1977.1674846","volume":"C-26","author":"S.H. Unger","year":"1977","unstructured":"S.H. Unger, \u201cTree Realizations of Interactive Circuits\u201c, IEEE Trans. on Comput., vol.C-26, no.4, pp.365\u2013383, April 1977.","journal-title":"IEEE Trans. on Comput."},{"issue":"4","key":"6_CR24","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1016\/0020-0190(81)90056-9","volume":"13","author":"H. Yasuura","year":"1981","unstructured":"H. Yasuura, \u201cWidth and Depth of Combinational Logic Circuits\u201c, Information Processing Letters, vol.13, no.4, 4,end, pp.191\u2013194, 1981.","journal-title":"Information Processing Letters"},{"key":"6_CR25","unstructured":"H. Yasuura and S. Yajima, \u201cOn the Area of Logic Circuits in VLSI\u201c, Trans. of Institute of Electronics and Communication Engineers of Japan, vol.J65-D, no.8, Aug. 1982."},{"key":"6_CR26","volume-title":"Computer Arithmetic:Principle, Architecture and Design","author":"K. Hwang","year":"1979","unstructured":"K. Hwang, \u201cComputer Arithmetic:Principle, Architecture and Design\u201c, John-Wiley & Sons, Reading, Mass., 1979."},{"key":"6_CR27","doi-asserted-by":"crossref","unstructured":"L.B.Jackson, S.F.Kaiser and H.S.McDonald, \u201cAn Approach to the Implementation of Digital Filters,\u201d IEEE Trans. Audio Electro., AU-16, Sept. 1968.","DOI":"10.1109\/TAU.1968.1162002"},{"issue":"10","key":"6_CR28","doi-asserted-by":"crossref","first-page":"948","DOI":"10.1109\/TC.1977.1674730","volume":"C-26","author":"W.J. Stenzel","year":"1977","unstructured":"W.J. Stenzel, W.J. Kubitz and G.H. Garcia, \u201cA Compact High-Speed Parallel Multiplication Scheme,\u201d IEEE Trans. on Comput., vol.C-26, no.10, pp.948\u2013957, Oct. 1977.","journal-title":"IEEE Trans. on Comput."},{"key":"6_CR29","unstructured":"A.Karatsuba and Y.Ofman, \u201cMultiplication of Multidigit Numbers with Computers\u201c, Dokl. Akad. Nauk. SSSR, no.145, Feb. 1962."},{"issue":"1","key":"6_CR30","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"EC-13","author":"C.S. Wallace","year":"1964","unstructured":"C.S. Wallace, \u201cA Suggestion for a Fast Multiplier\u201c, IEEE Trans. on Electro. Comput., vol EC-13, no.1, pp.14\u201317, Feb. 1964.","journal-title":"IEEE Trans. on Electro. Comput."},{"key":"6_CR31","unstructured":"N.Takagi, H.Yasuura and S.Yajima, \u201cA High-Speed Array Multiplier Using Redundant Binary Representation,\u201d to appear."},{"key":"6_CR32","unstructured":"H.Yasuura and S.Yajima, \u201cOn the Delay Complexity of Square Rooting in Combinational Logic Circuits\u201c, Tech. Rep. of IECEJ, AL79\u201329, July 1979."},{"key":"6_CR33","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/BF02253055","volume":"21","author":"H. Alt","year":"1979","unstructured":"H. Alt, \u201cSquare Rooting is as Difficult as Multiplication\u201c, Computing, vol.21, pp.221\u2013232, Jan.1979.","journal-title":"Computing"},{"issue":"2","key":"6_CR34","first-page":"179","volume":"J65-D","author":"H. Yasuura","year":"1982","unstructured":"H. Yasuura and N. Takagi, \u201cA High-Speed Sorting Circuit Using Parallel Enumeration Sort\u201c, Trans. IECE, vol.J65-D, no.2, pp.179\u2013186, Feb.1982 (in Japanese).","journal-title":"Trans. IECE"},{"key":"6_CR35","doi-asserted-by":"crossref","unstructured":"H. Yasuura, N. Takagi and S. Yajima, \u201cThe Parallel Enumeration Sorting Scheme for VLSI\u201c, to appear in IEEE Trans. on Computer vol.C-31, no.12, Dec.1982.","DOI":"10.1109\/TC.1982.1675943"},{"key":"6_CR36","unstructured":"H.Yasuura, \u201cHardware Algorithms for VLSI\u201c, Proc. Joint Conf. of 4 Institutes Related on Electric Engineering, 34\u20134, Oct. 1981 (in Japanese)."},{"key":"6_CR37","unstructured":"H.Miyata, H.Yasuura and S.Yajima, \u201cHardware Algorithm for Large Integer Multiplication\u201c, Tech. Rep. of IECEJ, AL81\u201399, Jan.1982 (in Japanese)."}],"container-title":["Lecture Notes in Computer Science","VLSI Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0043450.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T16:47:56Z","timestamp":1607532476000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0043450"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["4431700021"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/bfb0043450","relation":{},"subject":[]}}