{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:17:25Z","timestamp":1725459445082},"publisher-location":"Berlin\/Heidelberg","reference-count":19,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"4431700021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0043454","type":"book-chapter","created":{"date-parts":[[2006,1,25]],"date-time":"2006-01-25T14:51:43Z","timestamp":1138200703000},"page":"177-186","source":"Crossref","is-referenced-by-count":0,"title":["Automated logic synthesis"],"prefix":"10.1007","author":[{"given":"John A.","family":"Darringer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"volume-title":"Design Automation of Digital Systems","year":"1972","unstructured":"M. A. Breuer, Ed., Design Automation of Digital Systems, Prentice-Hall, Englewood Cliffs, NJ, 1972.","key":"10_CR1"},{"key":"10_CR2","volume-title":"A Digital Design Language","author":"J. R. Duley","year":"1968","unstructured":"J. R. Duley, DDL \u2014 \u201cA Digital Design Language,\u201d Ph.D. Thesis, University of Wisconsin, Madison, WI, 1968."},{"key":"10_CR3","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/T-C.1969.222657","volume":"C-18","author":"J. R. Duley","year":"1969","unstructured":"J. R. Duley and D. L. Dietmeyer, Translation of a DDL \u201cDigital System Specification to Boolean Equations,\u201d IEEE Transactions on Computers C-18, 305\u2013320 (1969).","journal-title":"IEEE Transactions on Computers"},{"key":"10_CR4","volume-title":"The Description, Simulation, and Automatic Implementation of Digital Computer Processors","author":"J. A. Darringer","year":"1969","unstructured":"J. A. Darringer, \u201cThe Description, Simulation, and Automatic Implementation of Digital Computer Processors,\u201d Ph.D. Thesis Carnegie-Mellon University, Pittsburgh, PA, 1969."},{"key":"10_CR5","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1109\/T-C.1969.222727","volume":"C-18","author":"T. D. Friedman","year":"1969","unstructured":"T. D. Friedman and S. C. Yang, \u201cMethods used in an Automatic Logic Design Generator (ALERT),\u201d IEEE Transactions on Computers C-18, pp. 593\u2013614 (1969).","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"T. D. Friedman and S. C. Yang, \u201cQuality of Designs from an Automatic Logic Generator (ALERT),\u201d Proceedings of the Seventh Design Automation Conference, San Francisco, CA, 1970, pp. 71\u201389.","key":"10_CR6","DOI":"10.1145\/800160.805114"},{"key":"10_CR7","volume-title":"Automated Exploration of the Design Space for Register Transfer Systems","author":"M. Barbacci","year":"1973","unstructured":"M. Barbacci, \u201cAutomated Exploration of the Design Space for Register Transfer Systems,\u201d Ph.D. Thesis, Carnegie-Mellon University, Pittsburgh, PA, 1973."},{"key":"10_CR8","volume-title":"The Design and Analysis of an Automated Design Style Selector","author":"D. E. Thomas","year":"1977","unstructured":"D. E. Thomas, \u201cThe Design and Analysis of an Automated Design Style Selector\u201c, Ph.D. Thesis, Carnegie-Mellon University, Pittsburgh, PA, 1977."},{"key":"10_CR9","volume-title":"Automation of Module Set Independent Register-Transfer Level Design","author":"E. A. Snow","year":"1978","unstructured":"E. A. Snow, \u201cAutomation of Module Set Independent Register-Transfer Level Design,\u201d Ph.D. Thesis, Carnegie-Mellon University, Pittsburgh, PA, 1978."},{"doi-asserted-by":"crossref","unstructured":"L. J. Hafer and A. C. Parker, \u201cRegister-Transfer Level Digital Design Automation: The Allocation Process,\u201d Proceedings of the Fifteenth Design Automation Conference, Las Vegas, NV, 1978, pp. 213\u2013219.","key":"10_CR10","DOI":"10.1109\/DAC.1978.1585172"},{"doi-asserted-by":"crossref","unstructured":"A. Parker, D. Thomas, D. Siewiorek, M. Barbacci, L. Hafer, G. Leive, and J. Kim, \u201cThe CMU Design Automation System \u2014 An Example of Automated Data Path Design,\u201d Proceedings of the Sixteenth Design Automation Conference, San Diego, California, 1979, pp. 73\u201380.","key":"10_CR11","DOI":"10.1109\/DAC.1979.1600091"},{"doi-asserted-by":"crossref","unstructured":"S. Director, A. C. Parker, D. P. Siewiorek, and D. E. Thomas, \u201cA Design Methodology and Computer Aids for Digital VLSI Systems, IEEE Trans. of Circuits and Systems Vol. CAS-28, No. 7, July 1981.","key":"10_CR12","DOI":"10.1109\/TCS.1981.1085036"},{"doi-asserted-by":"crossref","unstructured":"R. N. Gustafson and F. J. Sparacio, \u201cIBM 3081 Processor Unit: Considerations and Design Process, IBM Journal of Research and Development Vol. 26, No. 1, Jan 1982.","key":"10_CR13","DOI":"10.1147\/rd.261.0012"},{"doi-asserted-by":"crossref","unstructured":"G. L. Smith, R. J. Bahnsen, and H. Halliwell, \u201cBoolean Comparison of Hardware and Flowcharts, IBM Journal of Research and Development Vol. 26, No. 1, Jan 1982.","key":"10_CR14","DOI":"10.1147\/rd.261.0106"},{"doi-asserted-by":"crossref","unstructured":"J. A. Darringer and W. H. Joyner, \u201cA New Approach to Logic Synthesis,\u201d Proceedings of the Seventeenth Design Automation Conference, Minneapolis, MN, 1980, pp. 543\u2013549.","key":"10_CR15","DOI":"10.1145\/800139.804583"},{"doi-asserted-by":"crossref","unstructured":"J. A. Darringer, W. H. Joyner, L. Berman, and L. Trevillyan, \u201cLogic Synthesis Through Local Transformations\u201c, IBM Journal of Research and Development Vol. 25, No. 4, July 1981.","key":"10_CR16","DOI":"10.1147\/rd.254.0272"},{"doi-asserted-by":"crossref","unstructured":"C. Tanaka, S. Murai, S. Nakamura, T. Ogihara, M. Terai, and K. Kinoshita, \u201cAn Integrated Computer Aided Design System for Gate Array Masterslices: Part 1. Logic Reorganization System LORES-2\u201c, Proceedings of the Eighteenth Design Automation Conference, Nashville, Tennessee, 1981, pp. 59\u201365.","key":"10_CR17","DOI":"10.1109\/DAC.1981.1585332"},{"doi-asserted-by":"crossref","unstructured":"R. Donze, J. Sanders, M. Jenkins, and G. Sporzynski, \u201cPHILO \u2014 A VLSI Design System, Proceedings of the Eighteenth Design Automation Conference, Nashville, Tennessee, 1981, pp. 163\u2013169.","key":"10_CR18","DOI":"10.1109\/DAC.1982.1585496"},{"key":"10_CR19","series-title":"Research Report","volume-title":"PLAs verses Random Logic","author":"D. Brand","year":"1982","unstructured":"D. Brand, \u201cPLAs verses Random Logic\u201c, Research Report RC9505, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, 1982."}],"container-title":["Lecture Notes in Computer Science","VLSI Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0043454.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T21:47:59Z","timestamp":1607550479000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0043454"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["4431700021"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/bfb0043454","relation":{},"subject":[]}}