{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T12:11:48Z","timestamp":1754482308659},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540643678"},{"type":"electronic","value":"9783540697602"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0053507","type":"book-chapter","created":{"date-parts":[[2006,6,7]],"date-time":"2006-06-07T05:49:08Z","timestamp":1149659348000},"page":"208-221","source":"Crossref","is-referenced-by-count":9,"title":["Using a visual formalism for design verification in industrial environments"],"prefix":"10.1007","author":[{"given":"Rainer","family":"Schl\u00f6r","sequence":"first","affiliation":[]},{"given":"Bernhard","family":"Josko","sequence":"additional","affiliation":[]},{"given":"Dieter","family":"Werth","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,23]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R.E. Bryant","year":"1986","unstructured":"R.E. Bryant. Graph-based algorithms for boolean function manipulation. Transactions on Computers, C-35:677\u2013691, 1986.","journal-title":"Transactions on Computers"},{"issue":"3","key":"16_CR2","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1145\/136035.136043","volume":"24","author":"R.E. Bryant","year":"1992","unstructured":"R.E. Bryant. Symbolic boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys, 24(3):293\u2013318, 1992.","journal-title":"ACM Computing Surveys"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill. Sequential circuit verification using symbolic model checking. In Proceedings of the 27th ACM\/IEEE Design Automation Conference, pages 46\u201351, June 1990.","DOI":"10.1145\/123186.123223"},{"key":"16_CR4","unstructured":"Checkoff, user's guide. Abstract Hardware, 1997."},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"E.M. Clarke, E. A. Emerson, and A.P. Sistla. Automatic verification of finite state concurrent systems using temporal logic specifications: A practical approach. In Proceedings of the 10th ACM Symposium on Principles of Programming Languages, pages 117\u2013126, 1983.","DOI":"10.1145\/567067.567080"},{"key":"16_CR6","unstructured":"Werner Damm, Bernhard Josko, and Rainer Schl\u00f6r. Specification and verification of VHDL-based system-level hardware designs. In E. B\u00f6rger, editor, Specification and Validation Methods, pages 331\u2013410. Oxford University Press, 1995."},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"H. Dierks and C. Dietz. Graphical Specification and Reasoning: Case Study \u201dGeneralized Railroad Crossing\u201c. In J. Fitzgerald, C.B. Jones, and P. Lucas, editors, FME'97, volume 1313 of Lecture Notes in Computer Science, pages 20\u201339. Springer Verlag, 1997.","DOI":"10.1007\/3-540-63533-5_2"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"C. Dietz. Graphical Formalization of Real-Time Requirements. In B. Jonsson and J. Parrow, editors, Formal Techniques in Real-Time and Fault-Tolerant Systems, volume 1135 of Lecture Notes in Computer Science, pages 366\u2013385, Uppsala, Sweden, September 1996. Springer Verlag.","DOI":"10.1007\/3-540-61648-9_51"},{"key":"16_CR9","unstructured":"G. D\u00f6hmen, H.J. Holberg, and R. Schl\u00f6r. Verification of the sms design. Technical report, OFFIS, 1997."},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Konrad Feyerabend and Bernhard Josko. A visual formalism for real time requirement specifications. In Miquel Bertran and Teodor Rus, editors, Transformation-Based Reactive Systems Development, Proceedings, 4th International AMAST Workshop on Real-Time Systems and Concurrent and Distributed Software, ARTS'97, Lecture Notes in Computer Science 1231, pages 156\u2013168. Springer-Verlag, 1997.","DOI":"10.1007\/3-540-63010-4_11"},{"key":"16_CR11","unstructured":"K. Fisler. A logical formalization of hardware diagrams. Technical report, Computer Science Department, Indiana University, September 1994."},{"key":"16_CR12","unstructured":"K. Fisler. A Unified Approach to Hardware Verification Through a Heterogenous Logic of Design Diagrams. Dissertation, Indiana University, 1997."},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"K. Fisler. Containment of regular languages in non-regular timing diagram languages is decidable. In Orna Grumberg, editor, 9th International Conference on Computer Aided Verification, Lecture Notes in Computer Science 1254, pages 155\u2013166. Springer-Verlag, 1997.","DOI":"10.1007\/3-540-63166-6_17"},{"key":"16_CR14","unstructured":"Swen Masuhr. Formale Verifikation eines ASIC. Diplomarbeit, Universit\u00e4t Oldenburg, 1995."},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"L.E. Moser, P.M Melliar-Smith, Y.S. Ramakrishna, G. Kutty, and L.K. Dillon. A real-time graphical interval logic toolset. In 8th International Conference on Computer Aided Verification, pages 446\u2013449, June 1996.","DOI":"10.1007\/3-540-61474-5_99"},{"issue":"1","key":"16_CR16","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/237432.237438","volume":"6","author":"L.E. Moser","year":"1997","unstructured":"L.E. Moser, Y.S. Ramakrishna, G. Kutty, P.M. Melliar-Smith, and L.K. Dillon. A graphical environment for design of concurrent real-time systems. ACM Transactions on Software Engineering and Methodology, 6(1):31\u201379, 1997.","journal-title":"ACM Transactions on Software Engineering and Methodology"},{"key":"16_CR17","first-page":"518","volume-title":"Proceedings, The European Conference on Design Automation","author":"R. Schl\u00f6r","year":"1993","unstructured":"R. Schl\u00f6r and W. Damm. Specification and verification of system-level hardware designs using timing diagrams. In Proceedings, The European Conference on Design Automation, pages 518\u2013524, Paris, France, feb. 1993. IEEE Computer Society Press."}],"container-title":["Lecture Notes in Computer Science","Services and Visualization Towards User-Friendly Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0053507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T06:35:08Z","timestamp":1555655708000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0053507"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540643678","9783540697602"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/bfb0053507","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}