{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T18:31:46Z","timestamp":1743100306957,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055235","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"79-88","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["An optimized design flow for fast FPGA-based rapid prototyping"],"prefix":"10.1007","author":[{"given":"J\u00f6rn","family":"Stohmann","sequence":"first","affiliation":[]},{"given":"Klaus","family":"Harbich","sequence":"additional","affiliation":[]},{"given":"Markus","family":"Olbrich","sequence":"additional","affiliation":[]},{"given":"Erich","family":"Barke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"M. Butts, J. Batcheller, J. Varghese; \u201cAn Efficient Logic Emulation System\u201d, ICCD,1992, pp.138\u201314","DOI":"10.1109\/ICCD.1992.276356"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"D. M. Lewis, D. R. Galloway, Marcus van Ierssel, J. Rose, P. Chow; \u201cThe Transmogrifier-2: A 1 Million Gate Rapid Prototyping System\u201d, FPGA, 1997, pp. 53\u201361","DOI":"10.1145\/258305.258312"},{"issue":"No.2","key":"9_CR3","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1109\/92.502189","volume":"4","author":"P. K. Jha","year":"1996","unstructured":"P. K. Jha, N. D. Dutt; \u201cHigh-Level Library Mapping for Arithmetic Components\u201d, Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 4, No. 2, 6\/1996, pp. 157\u2013169","journal-title":"Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"R. Murgai, N. Shenoy, R. K. Brayton, A. Sangiovanni-Vicentelli; \u201cImproved Logic Synthesis Algorithms for Table Look Up Architectures\u201d, ICCAD, 1991, pp. 564\u2013567","DOI":"10.1109\/ICCAD.1991.185333"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"R.J. Francis, J. Rose, Z. Vranesic; \u201cChortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs\u201d, DAC, 1991, pp.227\u2013233","DOI":"10.1145\/127601.127670"},{"key":"9_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J. Cong","year":"1994","unstructured":"J. Cong, Y. Ding; \u201cFlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Look-up Table Based FPGA Design\u201d, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, Jan. 1994, pp.1\u201311","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"C. Legl, B. Wurth, K. Eckl; \u201cA Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs\u201d, DAC, 1996, pp.730\u2013733","DOI":"10.1145\/240518.240657"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"J. Stohmann, E. Barke: \u201cA Universial Pezaris Array Multiplier Generator for SRAM-Based FPGAs\u201d, ICCD, 1997, pp. 489\u2013495","DOI":"10.1109\/ICCD.1997.628913"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"D. Behrens, K. Harbich, E. Barke; \u201cHierarchical Partitioning\u201d, ICCAD, 1996, pp.470\u2013477","DOI":"10.1109\/ICCAD.1996.569862"},{"key":"9_CR10","unstructured":"Synopsys \u2014 Design Ware Components Databook, Version 3.4a, 1994"},{"key":"9_CR11","unstructured":"Quickturn \u2014 HDL-ICE \u2014 Reference Manual, 1996"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"J. Stohmann, E. Barke: \u201cAn Universial CLA Adder Generator for SRAM-Based FPGAs\u201d, FPL, 1996, pp. 44\u201354","DOI":"10.1007\/3-540-61730-2_5"},{"key":"9_CR13","unstructured":"Library of Parameterized Modules, Proposed Standard 2.0, 1992"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"J. Cong, M. Smith; \u201cA Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design\u201d,DAC, 1993, pp. 755\u2013760","DOI":"10.1145\/157485.165119"},{"key":"9_CR15","unstructured":"D. Behrens, K. Harbich, E. Barke: \u201cCircuit Partitioning Using High Level Design Information\u201d, IDPT, 1996, pp.259\u2013266"},{"key":"9_CR16","unstructured":"Xilinx \u2014 X-BLOX \u2014 User Guide, 1994"},{"issue":"no.I","key":"9_CR17","first-page":"123","volume":"14","author":"P. Pan","year":"1995","unstructured":"P. Pan, C. L. Liu; \u201cArea Minimization for Floorplans\u201d, IEEE Trans. on Computer-Aided Design, vol. 14, no. I, pp. 123\u2013132, 1995.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"H. Krupnova, C. Rabedaoro, G. Saucier; \u201cSynthesis and Floorplanning For Large Hierarchical FPGAs\u201d, FPGA, 1997, pp. 105\u2013111","DOI":"10.1145\/258305.258320"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"J. Shi, D. Bhatia; \u201cPerformance Driven Floor-planning for FPGA Based Designs\u201d, FPGA, 1997, pp. 112\u2013118","DOI":"10.1145\/258305.258321"},{"key":"9_CR20","unstructured":"T. R. Mueller, D. F. Wong, C.L. Liu; \u201cAn Enhanced Bottom-Up Algorithm For Floorplan Design\u201d, ICCAD, 1987, pp. 524\u2013527"},{"issue":"no.4","key":"9_CR21","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/43.75631","volume":"10","author":"J. P. Cohoon","year":"1991","unstructured":"J. P. Cohoon et. al.; \u201cDistributed Genetic Algorithms for the Floorplan Design Problem\u201d, Trans. on Computer-Aided Design, vol. 10, no. 4, pp. 483\u2013491, 1991","journal-title":"Trans. on Computer-Aided Design"},{"issue":"no.8","key":"9_CR22","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1109\/43.511573","volume":"15","author":"M. Rebaudengo","year":"1996","unstructured":"M. Rebaudengo, M. S. Reorda; \u201cGALLO: A Genetic Algorithm for Floorplan Area Optimization\u201d, Trans. on Computer-Aided Design, vol. 15, no. 8, pp. 943\u2013951, 1996.","journal-title":"Trans. on Computer-Aided Design"},{"key":"9_CR23","unstructured":"Objectivity \u2014 Objectivity\/DB 3.5 \u2014 Guide, 1995"},{"key":"9_CR24","unstructured":"W.-J. Fang, A. C.-H. Wu: \u201cA Hierarchical Functional Structuring and Partitioning Approach for Multiple-FPGA Implementations\u201d, ICCAD, 1996, pp. 638\u2013643"},{"key":"9_CR25","unstructured":"PiE Design Systems \u2014 MARS III Emulation System Tool, 1993"},{"key":"9_CR26","unstructured":"Quickturn Design Systems \u2014 Quest 4.2.3, 1994"},{"issue":"no.1","key":"9_CR27","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/12.8730","volume":"38","author":"L. A. Sanchis","year":"1989","unstructured":"L. A. Sanchis; \u201cMultiple-way network partitioning\u201d, IEEE Transactions on Computer, vol. 38, no. 1, pp. 62\u201381, 1989","journal-title":"IEEE Transactions on Computer"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T03:10:43Z","timestamp":1736478643000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055235"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/bfb0055235","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}