{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T22:35:11Z","timestamp":1742942111335,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055237","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"99-108","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["JVX \u2014 A rapid prototyping system based on Java and FPGAs"],"prefix":"10.1007","author":[{"given":"Robert","family":"Macketanz","sequence":"first","affiliation":[]},{"given":"Wolfgang","family":"Karl","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"11_CR1","unstructured":"AMCC. PCI Matchmaker Developer's Kit Technical Reference Manual. Applied Micro Circuits Corporation, 1996."},{"key":"11_CR2","unstructured":"W. Baker. Application of the synchronous\/reactive model to the vhdl language. Technical report, U. C. Berkeley, 1993."},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Berry, G.; Corunn\u00e9, P.; Gonthier, G. The synchronous approach to reactive and real time systems. 79. IEEE Proceedings, September 1991.","DOI":"10.1109\/5.97297"},{"key":"11_CR4","unstructured":"Brenner, Th.; Ernst, R.; K\u00f6nenkamp, I.; Sch\u00fcler, P.; Schaub, H.-C. A prototyping system for verification and evaluation in hardware-software cosynthesis. Internet \u2014 WWW http:\/\/sueton.ida-ing.tu-bs.de\/cosyma\/cosyma\/cosyma.html, Institut f\u00fcr Datenverarbeitungsanlagen, Technische Universit\u00c4t Braunschweig, 1996."},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"J.T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model. PhD thesis, U.C. Berkeley, 1993.","DOI":"10.1109\/ICASSP.1993.319147"},{"key":"11_CR6","unstructured":"Buck, J.T.; Ha, S.; Lee, E.A.; Messerschmitt, D.G. Ptolemy: a framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation, special issue on Simulation Software development, Januar 1990."},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Druzinski, D.; Harel, D. Using statecharts for hardware description and synthesis. IEEE Transactions on Computer-Aided Design, Juli 1989. 8(7).","DOI":"10.1109\/43.31537"},{"key":"11_CR8","unstructured":"David Engberg. Guavac home page. Internet \u2014 http:\/\/HTTP.CS.Berkeley.-EDU\/~engberg\/guavac\/, 1997."},{"key":"11_CR9","unstructured":"Puggetta, A., Ghezzi, C. et. al. Formal data flow diagrams. IEEE Transaction of Software Engineering, 1986."},{"issue":"3","key":"11_CR10","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/54.232470","volume":"10","author":"R. K. Gupta","year":"1993","unstructured":"Gupta, Rajesh K.; De Micheli, Giovanni. Hardware-software cosynthesis for digital systems. IEEE Design & Test of Computers, 10(3):29\u201341, September 1993.","journal-title":"IEEE Design & Test of Computers"},{"key":"11_CR11","unstructured":"Henkel, J\u00f6rg; Ernst, Rolf; Ye, Wei; Trawny, Michael; Brenner, Thomas. Cosyma: ein system zur hardware\/software co-synthese. Internet \u2014 WWW http:\/\/sueton.ida-ing.tu-bs.de\/cosyma\/cosyma\/cosyma.html, Institut f\u00fcr Datenverarbeitungsanlagen, Technische Universit\u00c4t Braunschweig, 1997."},{"issue":"3","key":"11_CR12","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/54.232469","volume":"10","author":"A. Kalavade","year":"1993","unstructured":"Kalavade, A.; Lee, E.A. A hardware-software codesign methodology for dsp applications. IEEE Design and Test of Computers, 10(3):16\u201328, September 1993.","journal-title":"IEEE Design and Test of Computers"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Lagnese, E. Dirkes; Thomas, D.E. Architectural partitioning for system level design. In ACM\/IEEE DAC, 26th, pages 62\u201367, 1989.","DOI":"10.1145\/74382.74394"},{"key":"11_CR14","unstructured":"Robert Macketanz. Hard-und Softwarebasiertes Simulationssystem f\u00fcr Applikationen in hochsprachlicher Beschreibung. Master's thesis, Technische Universit\u00c4t M\u00fcnchen, Lehrstuhl f\u00fcr Rechnertechnik und Rechnerorganisation\/Parallelrechner, 1997."},{"key":"11_CR15","unstructured":"Stefan Micko. Entwicklung einer Plattform zur Co-Emulation von Hardware\/Software-Systemen. Master's thesis, Technische Universit\u00c4t M\u00fcnchen, Lehrstuhl f\u00fcr Rechnergest\u00fctztes Entwerfen, 1997."},{"key":"11_CR16","unstructured":"POLIS. POLIS Files. Internet \u2014 WWW http:\/\/www-cad.eecs.berkeley.edu\/Respep\/Research\/hsc\/polis_files.html, 1995\u20131997."},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"T. Lindholm, F. Yellin. The Java Virtual Machine Specification. The Java Series. Addison-Wesley Longman, Inc, first edition, 1997.","DOI":"10.1016\/S1353-4858(97)83033-4"},{"key":"11_CR18","unstructured":"Van Rompaey, Karl; Verkest, Dirk; Bolsens, Ivo; De man, Hugo. Coware \u2014 a design environment for heterogeneous hardware\/software systems. Number 0-89791-848 in 7\/96. EURO-DAC '96 with EURO-VHDL '96, 1997."},{"key":"11_CR19","unstructured":"VCC. Virtual computer company homepage. Internet \u2014 http:\/\/www.vcc.com\/, 1997."},{"key":"11_CR20","unstructured":"Tim J. Wilkinson. Kaffe, a jit and interpreting virtual machine to run java(tm)* code. Internet \u2014 http:\/\/www.kaffe.org\/, 1997."},{"key":"11_CR21","volume-title":"The Programmable Logic Data Book","author":"Xilinx","year":"1994","unstructured":"Xilinx. The Programmable Logic Data Book. Xilinx Inc., San Jose, California, 1994."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,7]],"date-time":"2022-07-07T12:32:16Z","timestamp":1657197136000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055237"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/bfb0055237","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}