{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:17:07Z","timestamp":1742998627517,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055238","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"109-118","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Prototyping new ILP architectures using FPGAs"],"prefix":"10.1007","author":[{"given":"Joy","family":"Shetler","sequence":"first","affiliation":[]},{"given":"Brian","family":"Hemme","sequence":"additional","affiliation":[]},{"given":"Chia","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Hinsz","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"12_CR1","unstructured":"Altera, 1996 Data Book. San Jose, Altera, 1996"},{"key":"12_CR2","unstructured":"Berkeley Reconfigurable Architecture, Systems and Software Group. http:\/\/HTTP.CS.Berkeley.EDU\/Research\/Projects\/brass\/"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Don Bouldin, et.al. \u201cReport of the 1993 Workshop on Rapid Prototyping of Microelectronic Systems for Universities\u201d, Computer Architecture News, June 1994, pp. 19\u201326","DOI":"10.1145\/181799.181806"},{"key":"12_CR4","unstructured":"BYU Electrical Engineering's Configurable Computing Laboratory. http:\/\/splish.ee.byu.edu\/"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Christian Iseli and Eduardo Sanchez, \u201cSpyder: A Reconfigurable VLIW Processor using FPGAs\u201d, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp. 17\u201324","DOI":"10.1109\/FPGA.1993.279483"},{"key":"12_CR6","volume-title":"Thesis","author":"H. Brian","year":"1998","unstructured":"Hemme, Brian. \u201cAn Expandable Computer Architecture Research Platform\u201d Thesis California Polytechnic State University, San Luis Obispo, CA 1998."},{"key":"12_CR7","unstructured":"J. L. Hennessy and D. A. Patterson, \u201cComputer Architecture \u2014 A quantitative Approach.\u201d 2nd Edition, Morgan Kaufmann Publishers, Inc., 1995."},{"key":"12_CR8","unstructured":"Reconfigurable Architecture Group at Glasgow Scotland. http:\/\/www.dcs.gla.ac.uk\/research\/fpga\/"},{"key":"12_CR9","unstructured":"J. Shetler and S. Butner, \u201cMultiple Stream Execution on the DART Processor\u201d, 1991 Int.Conf. on Parallel Processing, August 1991, pp. I92\u2013I96"},{"key":"12_CR10","unstructured":"Joy Shetler, \u201cMentoring Graduate and Undergraduate Students in Microelectronic Systems Architecture Education and Research\u201d, 1997 ASEE\/IEEE Frontiers in Engineering Conference Proceedings, Session F2B.4, CD-ROM"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"D. Wall, \u201cLimits of Instruction-Level Parallelism\u201d, Proc. of the 4th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, April 1991, pp. 176\u2013188","DOI":"10.1145\/106974.106991"},{"key":"12_CR12","volume-title":"Thesis","author":"Y. Chia","year":"1997","unstructured":"Yang, Chia. \u201cA Multi Context Uniprocessor: Another Multithreaded Architecture.\u201d Thesis California Polytechnic State University, San Luis Obispo, CA 1997."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T03:09:42Z","timestamp":1736478582000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055238"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/bfb0055238","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}