{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:36:25Z","timestamp":1743042985836,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055248","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"209-217","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["REACT: Reactive environment for runtime reconfiguration"],"prefix":"10.1007","author":[{"given":"Dinesh","family":"Bhatia","sequence":"first","affiliation":[]},{"given":"Parivallal","family":"Kannan","sequence":"additional","affiliation":[]},{"given":"Kuldeep S.","family":"Simha","sequence":"additional","affiliation":[]},{"given":"Karthikeya M.","family":"Gajjala Purna","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"22_CR1","unstructured":"Anant Agarwal, Saman Amarasinghe, Rajeev Barua, Matthew Frank, Walter Lee, Vivek Sarkar, Devabhaktuni Srikrishna, and Michael Taylor, The Raw Compiler Project, Proceedings of the Second SUIF Compiler Workshop, Stanford, CA, August 21\u201323, 1997."},{"key":"22_CR2","unstructured":"BRASS: Berkeley Reconfigurable Architectures Systems and Software, www.cs.berkeley.edu\/projects\/brass."},{"key":"22_CR3","unstructured":"Duncan A. Buell, Jeffrey M.Arnold, Walter J.Kleinfelder, Splash2 FPGAs in Custom Computing Machine, IEEE Computer Society Press, 1996."},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"David A, Clark and Hutchins B.L., Supporting FPGA Microprocessors through Retargetable Software Tools, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1996.","DOI":"10.1109\/FPGA.1996.564836"},{"key":"22_CR5","unstructured":"Karthikeya M. Gajjala Purna and Dinesh Bhatia, Temporal Partitioning and Scheduling for Reconfigurable Computing, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1998 (Extended Abstract)."},{"key":"22_CR6","unstructured":"Karthikeya M. Gajjala Purna and Dinesh Bhatia, Emulating Large Designs on Small Reconfigurable Hardware, Proceedings of IEEE International Workshop on Rapid System Prototyping, June 1998."},{"key":"22_CR7","unstructured":"M.B. Gokhale and J.M. Stone, NAPA C: Compiling for a Hybrid RISC\/FPGA Architecture, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1998."},{"key":"22_CR8","unstructured":"Arun B.Hegde, C to Synthesizable VHDL, Master's thesis, Department of ECECS, University of Cincinnati, Jan 1998."},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Stefan H.-M. Ludwig, The Design of a Coprocessor Board Using Xilinx's XC6200 FPGA \u2014 An Experience Report, 6th International Workshop on Field-Programmable Logic and Applications, FPL96, Darmstadt, Germany, Sept. 23\u201325 1996.","DOI":"10.1007\/3-540-61730-2_8"},{"key":"22_CR10","unstructured":"Staurt Nisbet, and Steven A. Guccione, The XC6200DS Development System, 7th International Workshop on Field-Programmable Logic and Applications, FPL97, London, England, Sept. 1997."},{"key":"22_CR11","unstructured":"Santosh Pande, Ram Subramanian and Lakshmi Narasimhan, Analysis and Transformations for Compiling for Reconfigurable Architectures, Department of ECECS, Technical Report TR\/98\/ECECS, University of Cincinnati, 1998."},{"key":"22_CR12","unstructured":"Rahul Razdan, PRISC: Programmable Reduced Instruction Set Computers, Center for Research in Computing Technology, Division of Applied Sciences, Harvard University, Technical report TR-14-94."},{"key":"22_CR13","unstructured":"C. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt, J. Arnold and M. Gokhale, The NAPA Adaptive Processing Architecture, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1998."},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Doug Smith, Dinesh Bhatia, RACE: Reconfigurable and Adaptive Computing Environment, Field Programmable Logic: Smart Applications, New Paradigms and Compilers, Proceedings of 6th Int. Workshop on Field Programmable Logic and Applications,FPL 96, Darmstadt, Germany, Sept. 23\u201325 1996. See http:\/\/www.ececs.uc.edu\/dal.","DOI":"10.1007\/3-540-61730-2_9"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"J.Douglas Smith, RACE: A Reconfigurable and Adaptive Computing Environment, Master's thesis, Department of ECECS, University of Cincinnati, June 1997.","DOI":"10.1007\/3-540-61730-2_9"},{"key":"22_CR16","unstructured":"William Stallings, Computer Organization and Architecture: Designing for Performance, Fourth Edition, Prentice Hall, 1996."},{"key":"22_CR17","unstructured":"TSI-Telsys Inc. ACE Card, User's Manual, version 1.0"},{"key":"22_CR18","unstructured":"Virtual Computer Corporation, http:\/\/www.vcc.com\/products\/pci6200.html"},{"key":"22_CR19","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/2.612254","volume":"September","author":"E. Waingold","year":"1997","unstructured":"Elliot Waingold, Michael Taylor, Devabhaktuni Srikrishna, Vivek Sarkar, Walter Lee, Victor Lee, Jang Kim, Matthew Frank, Peter Finch, Rajeev Barua, Jonathan Babb, Saman Amarasinghe, and Anant Agarwal, Baring it all to Software: Raw Machines, IEEE Computer, September 1997, pp. 86\u201393.","journal-title":"IEEE Computer"},{"key":"22_CR20","unstructured":"Xilinx Corporation, XC6200 Field Programmable Gate Arrays, April 1997."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,7]],"date-time":"2022-07-07T12:33:30Z","timestamp":1657197210000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055248"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/bfb0055248","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}