{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:23:15Z","timestamp":1743042195045,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055265","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"376-385","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["A survey of reconfigurable computing architectures"],"prefix":"10.1007","author":[{"given":"B.","family":"Radunovi\u0107","sequence":"first","affiliation":[]},{"given":"V.","family":"Milutinovi\u0107","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"39_CR1","doi-asserted-by":"publisher","first-page":"747","DOI":"10.1109\/PGEC.1963.263558","volume":"December","author":"G. Estrin","year":"1963","unstructured":"G. Estrin, et al., \u201cParallel Processing in a Restructurable Computer System,\u201d IEEE Trans. Electronic Computers, December 1963, pp. 747\u2013755.","journal-title":"IEEE Trans. Electronic Computers"},{"key":"39_CR2","unstructured":"E. Sanchez, et al., \u201cStatic and Dynamic Configurable Systems,\u201d Submitted to IEEE Transactions on Computers, 1998."},{"key":"39_CR3","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/2.612254","volume":"September","author":"E. Waingold","year":"1997","unstructured":"E. Waingold, et al., \u201cBaring it all to Software: Raw Machines,\u201d IEEE Computer, September 1997, pp. 86\u201393.","journal-title":"IEEE Computer"},{"key":"39_CR4","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1109\/FPGA.1996.564808","volume":"April","author":"E. Mirsky","year":"1996","unstructured":"E. Mirsky, A. DeHon, \u201cMATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,\u201d Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, April 1996, pp. 157\u2013166.","journal-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"39_CR5","unstructured":"R.W. Hartenstein, et al, \u201cA Reconfigurable Data-Driven ALU for Xputers,\u201d IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'94, Napa, CA., April 1994."},{"key":"39_CR6","unstructured":"R. W. Hartenstein, et al., \u201cA Novel Sequencer Hardware for Application Specific Computing,\u201d ASAP'97, Zurich, Switzerland, July 1997"},{"key":"39_CR7","unstructured":"R. W. Hartenstein, \u201cThe Microprocessor is no more General Purpose: why Future Reconfigurable Platform will win,\u201d Proceedings of the International Conference on Innovative Systems in Silicon, October 1997."},{"key":"39_CR8","unstructured":"C. Ebeling, et al, \u201cRaPiD \u2014 Reconfigurable Pipelined Datapath,\u201d Proceedings of the 6th International Workshop on Field-Programmable Logic and Applications, FPL '96, Darmstadt, Germany, September 1996."},{"key":"39_CR9","doi-asserted-by":"crossref","unstructured":"Moshe Sipper, et al., \u201cThe Firefly Machine: Online Evolware,\u201d Proceedings, ICEC'97, April 97, pp. 181\u2013186.","DOI":"10.1109\/ICEC.1997.592292"},{"key":"39_CR10","volume-title":"Lecture Notes in Computer Science","author":"A. Thompson","year":"1997","unstructured":"A. Thompson, \u201cAn evolved circuit, intrinsic in silicon, entwined with physics,\u201d Proc. 1st Int. Conf. Evolvable Systems: From Biology to Hardware (ICES96) (Lecture Notes in Computer Science). Heidelberg: Springer-Verlag, 1997."},{"key":"39_CR11","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1109\/2.67197","volume":"January","author":"M. Gokhale","year":"1991","unstructured":"M. Gokhale, et al., \u201cBuilding and Using a Highly Parallel Programmable Logic Array,\u201d Computer, January 1991, pp. 81\u201389.","journal-title":"Computer"},{"key":"39_CR12","doi-asserted-by":"crossref","unstructured":"J.Vuillemin, et al., \u201cProgrammable Active Memories: Reconfigurable systems Come of Age,\u201d IEEE Transactions on VLSI, Vol 4, No. 1, March 1996.","DOI":"10.1109\/92.486081"},{"key":"39_CR13","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/2.204677","volume":"March","author":"P. M. Athanas","year":"1993","unstructured":"P. M. Athanas, H. F. Silverman, \u201cProcessor Reconfiguration Through Instruction-Set Metamorphosis,\u201d IEEE Computer, March 1993, pp. 11\u201318.","journal-title":"IEEE Computer"},{"key":"39_CR14","unstructured":"J.-O. Haenni, et al., \u201cRENCO: A Reconfigurable Network Computer,\u201d submitted to: 6 th IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"39_CR15","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1007\/BF01212870","volume":"9","author":"C. Iseli","year":"1995","unstructured":"C. Iseli, E. Sanchez, \u201cSpyder: A SURE (SUperscalar and REconfigurable) Processor, \u201cThe Journal of Supercomputing, Vol 9. 1995, pp. 231\u2013252.","journal-title":"The Journal of Supercomputing"},{"key":"39_CR16","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/FPGA.1995.477415","volume":"April","author":"M.J. Wirthlin","year":"1995","unstructured":"M.J. Wirthlin, B. L. Hutchings, \u201cA Dynamic Instruction Set Computer,\u201d Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp. 99\u2013107.","journal-title":"Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines"},{"key":"39_CR17","first-page":"12","volume":"April","author":"J. R. Hauzer","year":"1997","unstructured":"J. R. Hauzer, J. Wawrzynek, \u201cGARP: A MIPS Processor with a Reconfigurable Coprocessor,\u201d Proceedings of the IEEE Symposium on FPGAsfor Custom Computing Machines, April 1997. pp. 12\u201321.","journal-title":"Proceedings of the IEEE Symposium on FPGAsfor Custom Computing Machines"},{"key":"39_CR18","volume-title":"Splash 2: FPGAs in Custom Computing Machine","author":"D. A. Buell","year":"1996","unstructured":"D. A. Buell, J.M. Arnold, W.J. Kleinfelder, Splash 2: FPGAs in Custom Computing Machine, IEEE Computer Society Press, Los Alamitos, California, 1996."},{"key":"39_CR19","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1109\/FPGA.1996.564793","volume":"April","author":"T. Yamauchi","year":"1996","unstructured":"T. Yamauchi, et al., \u201cSOP: A Reconfigurable Massively Parallel System and Its Control-Data-Flow based Compiling Metod,\u201d Proceedings of the IEEE Symposium on FPGAsfor Custom Computing Machines, April 1996, pp. 148\u2013156.","journal-title":"Proceedings of the IEEE Symposium on FPGAsfor Custom Computing Machines"},{"key":"39_CR20","unstructured":"A. DeHon, \u201cSpecialization versus Configuration,\u201d MIT Transit Note #113"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T03:09:51Z","timestamp":1736478591000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055265"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/bfb0055265","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}