{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T09:14:43Z","timestamp":1743066883086,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055269","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"401-405","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["An interactive datasheet for the xilinx XC6200"],"prefix":"10.1007","author":[{"given":"Gordon","family":"Brebner","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"43_CR1","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1007\/BF01607875","volume":"6","author":"Brebner","year":"1993","unstructured":"Brebner, \u201cConfigurable Array Logic Circuits for Computing Network Error Detection Codes\u201d, Journal of VLSI Signal Processing, 6, 1993, pp.101\u2013117.","journal-title":"Journal of VLSI Signal Processing"},{"key":"43_CR2","first-page":"429","volume":"975","author":"Brebner","year":"1995","unstructured":"Brebner and Gray: \u201cUse of reconfigurability in variable-length code detection at video rates,\u201d Proc. 5th International Workshop on Field Programmable Logic and Applications, Springer LNCS 975, 1995, pp.429\u2013438.","journal-title":"Springer LNCS"},{"key":"43_CR3","unstructured":"Brebner, \u201cCHASTE: a Hardware-Software Co-design Testbed for the Xilinx XC6200\u201d, Proc. 4th Reconfigurable Architecture Workshop, ITpress Verlag, 1997, pp. 16\u201323."},{"key":"43_CR4","first-page":"284","volume":"1304","author":"Lechner","year":"1997","unstructured":"Lechner and Guccione, \u201cThe Java Environment for Reconfigurable Computing\u201d, Proc. 7th International Workshop on Field-Programmable Logic and Applications, Springer LNCS 1304, 1997, pp.284\u2013293.","journal-title":"Springer LNCS"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,7]],"date-time":"2022-07-07T12:34:40Z","timestamp":1657197280000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055269"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/bfb0055269","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}