{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:48:20Z","timestamp":1742914100473,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055281","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"461-465","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Simulation of ATM switches using dynamically reconfigurable FPGA's"],"prefix":"10.1007","author":[{"given":"A.","family":"Touhafi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W. F.","family":"Brissinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E. F.","family":"Dirkx","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"key":"55_CR1","unstructured":"W.Brissinck & all. A hierarchical Approach to distributed Discrete Event Simulation., Proceedings LASTED conference on modeling and simulation, Signapore 1997."},{"key":"55_CR2","unstructured":"V.N. Yarmolik, S.N. Demidenko, Generation and Application of Pseudorandom Sequences for Random Testing. ISBN 0-471-9199-3"},{"key":"55_CR3","unstructured":"Martin De Prycker, Asynchronous Transfer Mode, Solution for Broad Band ISDN, ISBN 0-13-342171-6"},{"key":"55_CR4","doi-asserted-by":"crossref","unstructured":"A. Touhafi & all. The Implementation of a Field Programmable Logic Based Co-Processor for the acceleration of discrete event simulators. LNCS Proceedings FPL '96 Darmstadt Germany 1996","DOI":"10.1007\/3-540-61730-2_49"},{"key":"55_CR5","unstructured":"stefan Hans, Melchior Ludwig, Hades: Fast Hardware Synthesis tools and a Reconfigurable Co-processor, Doctoral Thesis 1997."},{"key":"55_CR6","unstructured":"http:\u040ew.vcc.com"},{"key":"55_CR7","unstructured":"Xilinx, The programmable Logic Databook, version 1996"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,7]],"date-time":"2022-07-07T12:36:06Z","timestamp":1657197366000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055281"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/bfb0055281","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}