{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T21:02:44Z","timestamp":1742936564162,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649489"},{"type":"electronic","value":"9783540680666"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0055284","type":"book-chapter","created":{"date-parts":[[2006,7,27]],"date-time":"2006-07-27T08:11:44Z","timestamp":1153987904000},"page":"476-480","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["XILINX4000 architecture \u2014 Driven synthesis for speed"],"prefix":"10.1007","author":[{"given":"I.","family":"Lemberski","sequence":"first","affiliation":[]},{"given":"M.","family":"Ratniece","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,27]]},"reference":[{"issue":"No.2","key":"58_CR1","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1145\/233539.233540","volume":"1","author":"J Cong","year":"1996","unstructured":"Cong, J, Ding, Y.: Combinational Logic Synthesis for LUT Based Field Programmable Gate arrays. ACM Trans. on Design Automation of Electronic Systems, Vol.1, No. 2, April (1996) 145\u2013204","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"issue":"No.7","key":"58_CR2","doi-asserted-by":"publisher","first-page":"913","DOI":"10.1109\/43.238028","volume":"12","author":"P. Abouzeid","year":"1993","unstructured":"Abouzeid, P., Babba, B., Crastes de Paulet, M., Saucier, G.: Input-Driven Partitioning Methods and Application to Synthesis on Table-Look-up-Based FPGA's. IEEE Trans. CAD, Vol. 12, No. 7, July (1993) 913\u2013925","journal-title":"IEEE Trans. CAD"},{"key":"58_CR3","doi-asserted-by":"crossref","unstructured":"Murgai, R., Brayton, R., Sangiovanni-Vincentelli, A.:Logic Synthesis for Field-Programmable Gate Arrays. Kluwer Academic Publishers (1995)","DOI":"10.1007\/978-1-4615-2345-1"},{"key":"58_CR4","unstructured":"Sentovich, E. et al: SIS: a System for Sequential Circuit Synthesis. Electronic Research Laboratory Memorandum No. UCB\/ERL M92\/41(1992)"},{"key":"58_CR5","unstructured":"Grass, W., Lemberski, I.: Support-Based State Encoding targeting FSM Optimal LUT FPGA Implementation.-Int.Workshop on Logic and Architecture Synthesis, Grenoble, France (1997) 97\u2013104"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications From FPGAs to Computing Paradigm"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0055284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,7]],"date-time":"2022-07-07T12:36:12Z","timestamp":1657197372000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0055284"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649489","9783540680666"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/bfb0055284","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"27 May 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}