{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T13:51:36Z","timestamp":1754488296100},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649540"},{"type":"electronic","value":"9783540499169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0057602","type":"book-chapter","created":{"date-parts":[[2006,7,31]],"date-time":"2006-07-31T00:47:03Z","timestamp":1154306823000},"page":"1-12","source":"Crossref","is-referenced-by-count":30,"title":["A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI"],"prefix":"10.1007","author":[{"given":"Isamu","family":"Kajitani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsutomu","family":"Hoshino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"Nishikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Yokoi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shougo","family":"Nakaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsukasa","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Inuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobuki","family":"Kajihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaya","family":"Iwata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Didier","family":"Keymeulen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Higuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,6,29]]},"reference":[{"key":"1_CR1","unstructured":"T. Higuchi et al. Evolvable hardware with genetic learning: A first step towards building a darwin machine. In Proc. of 2nd International Conference on the Simulation of Adaptive Behavior, pages 417\u2013424. MIP Press, 1993."},{"key":"1_CR2","unstructured":"D.E. Goldberg. Genetic Algorithms in Search, Optimization, and Machine Learning. Addison-Wesley, 1989."},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Maxime Geoke et al. Online autonomous evolware. In Evolvable Systems: From Biology to Hardware. Springer, 1996.","DOI":"10.1007\/3-540-63173-9_40"},{"issue":"no.3","key":"1_CR4","doi-asserted-by":"crossref","first-page":"259","DOI":"10.20965\/jrm.1993.p0259","volume":"5","author":"M. Uchida","year":"1993","unstructured":"Masafumi Uchida et al. Control of a robot arm by myoelectric potential. In Journal of Robotics and Mechatronics vol.5 no.3, pages 259\u2013265, 1993.","journal-title":"Journal of Robotics and Mechatronics"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"O. Fukuda et al. An emg controlled robotic manipulator using neural networks. In IEEE ROMAN\u201997, 1997.","DOI":"10.1109\/ROMAN.1997.647027"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"D. Keymeulen et al. Robot learning using gate-level evolvable hardware. In Sixth European Workshop on Learning Robots (EWLR-6), 1998.","DOI":"10.1007\/3-540-49240-2_12"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Stephen D. Scott et al. Hga: A hardware-based genetic algorithm. In Proc. of the 1995 ACM\/SIGDA Third Int. Symposium on Field-Programmable Gate Arrays, pages 53\u201359, 1995.","DOI":"10.1145\/201310.201319"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Paul Graham and Brent Nelson. Genetic algorithms in software and in hardware \u2014 a performance analysis of warkstation and custom computing machine implementation. In Proc. of the IEEE symposium on FPGAs for Custom Computing Machines, pages 216\u2013225, 1996.","DOI":"10.1109\/FPGA.1996.564847"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Mehrdad Salami. Multiple genetic algorithm processor for hardware optimization. In Evolvable Systems: From Biology to Hardware, pages 249\u2013259, 1996.","DOI":"10.1007\/3-540-63173-9_51"},{"key":"1_CR10","unstructured":"Norihiko Yoshida et al. Gap: Generic vlsi processor for genetic algorithms. In Second Int\u2019l ICSC Symp. on Soft Computing, pages 341\u2013345, 1997."},{"key":"1_CR11","unstructured":"N. Yoshida et al. Vlsi architecture for steady-state genetic algorithms (in japanese). Technical report, Research Reports on Information Science and Electrical Engineering of Kyushu University Vol.3 No.1, 1998."},{"issue":"NO.7","key":"1_CR12","first-page":"962","volume":"E80-C","author":"B. Shackleford","year":"1997","unstructured":"Barry Shackleford et al. Hardware framework for accelerating the execution speed of a genetic algorithm. In IEICE Trans. Electron Vol. E80-C NO.7, pages 962\u2013969, 1997.","journal-title":"IEICE Trans. Electron"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Dirk Thierens and D.E. Goldberg. Elitist recombination: an integrated selection recombination ga. In Proceedings of First IEEE conference on Evolutionary Computation, pages 508\u2013512, 1994.","DOI":"10.1109\/ICEC.1994.349898"},{"key":"1_CR14","unstructured":"Dirk Thierens. Selection schemes, elitist recombination and selection intensity. In ICGA97, pages 152\u2013159, 1997."},{"key":"1_CR15","unstructured":"C.H.M. and van Kemenade. Cross-competition between building blocks \u2014 propagating information to subsequent generations-. In ICGA97, pages 2\u20139, 1997."},{"key":"1_CR16","unstructured":"G. Syswerda. Uniform crossover in genetic algorithms. In ICGA89, pages 2\u20139, 1989."},{"issue":"NO.10","key":"1_CR17","doi-asserted-by":"publisher","first-page":"1466","DOI":"10.1109\/12.35843","volume":"38","author":"P. D. Hortensius","year":"1989","unstructured":"Peter D. Hortensius et al. Parallel random number generation for vlsi systems using cellular automata. In IEEE Trans. on COMPUTERS vol.38 NO. 10, pages 1466\u20131473, 1989.","journal-title":"IEEE Trans. on COMPUTERS"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0057602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,20]],"date-time":"2019-04-20T08:15:05Z","timestamp":1555748105000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0057602"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649540","9783540499169"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/bfb0057602","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}