{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T20:57:45Z","timestamp":1761944265412,"version":"build-2065373602"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540650751"},{"type":"electronic","value":"9783540496731"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0057776","type":"book-chapter","created":{"date-parts":[[2006,7,31]],"date-time":"2006-07-31T04:45:07Z","timestamp":1154321107000},"page":"1-15","source":"Crossref","is-referenced-by-count":22,"title":["Integrating path and timing analysis using instruction-level simulation techniques"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Lundqvist","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,6,29]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"P. Altenbernd. On the false path problem in hard real-time programs. In Proceedings of the 8th Euromicro Workshop on Real-Time Systems, pages 102\u2013107, June 1996.","DOI":"10.1109\/EMWRTS.1996.557827"},{"key":"1_CR2","unstructured":"A. Cagney. PSIM, PowerPC simulator. ftp:\/\/ftp.ci.com.au\/pub\/psim\/index.html"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"A. Ermedahl and J. Gustafsson. Deriving annotations for tight calculation of execution time. In Proceedings of EUROPAR\u201997, pages 1298\u20131307, August 1997.","DOI":"10.1007\/BFb0002886"},{"key":"1_CR4","unstructured":"C. Healy, M. Sj\u00f6din, V. Rustagi, and D. Whalley. Bounding Loop Iterations for Timing Analysis. In Proceedings of the 4th IEEE Real-Time Technology and Applications Symposium, June 1998. To appear."},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and instruction caching. In Proceedings of the 16th IEEE Real-Time Systems Symposium, pages 288\u2013297, December 1995.","DOI":"10.1109\/REAL.1995.495218"},{"key":"1_CR6","unstructured":"J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach, 2ed. Morgan Kaufmann, 1996."},{"key":"1_CR7","unstructured":"S.-K. Kim, S. L. Min, and R. Ha. Efficient worst case timing analysis of data caching. In Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium, pages 230\u2013240, June 1996."},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Y.-T. S. Li, S. Malik, and A. Wolfe. Efficient microarchitecture modeling and path analysis for real-time software. In Proceedings of the 16th IEEE Real-Time Systems Symposium, pages 298\u2013307, December 1995.","DOI":"10.1109\/REAL.1995.495219"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In Proceedings of the 17th IEEE Real-Time Systems Symposium, pages 254\u2013263, December 1996.","DOI":"10.1109\/REAL.1996.563722"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. An accurate worst case timing analysis technique for RISC processors. In Proceedings of the 15th IEEE Real-Time Systems Symposium, pages 97\u2013108, December 1994.","DOI":"10.1109\/REAL.1994.342726"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Y. A. Liu and G. Gomez. Automatic Accurate Time-Bound Analysis for High-Level Languages. Dept. of Computer Science, Indiana University, Technical Report TR-508, April 1998.","DOI":"10.1007\/BFb0057778"},{"key":"1_CR12","unstructured":"P. Magnusson, F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, A. Moestedt, J. Nilsson, P. Stenstr\u00f6m, and B. Werner. Simics\/sun4m: A virtual workstation. In Proceedings of USENIX98, 1998. To appear."},{"key":"1_CR13","unstructured":"G. Ottosson and M. Sj\u00f6din. Worst-case execution time analysis for modern hardware architectures. In Proceedings of ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, June 1997."},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. The Journal of Real-Time Systems, pages 159\u2013176, 1989.","DOI":"10.1007\/BF00571421"},{"key":"1_CR15","unstructured":"F. Stappert and P. Altenbernd. Complete Worst-Case Execution Time Analysis of Straight-line Hard Real-Time Programs. C-LAB Report 27\/97, Paderborn, Germany, December 1997."},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon. Timing analysis for data caches and set-associative caches. In Proceedings of the 3nd IEEE Real-Time Technology and Applications Symposium, pages 192\u2013202, June 1997.","DOI":"10.1109\/RTTAS.1997.601358"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"E. Witchel and M. Rosenblum. Embra: Fast and flexible machine simulation. In Proceedings of ACM SIGMETRICS\u201996, pages 68\u201379, 1996.","DOI":"10.1145\/233013.233025"}],"container-title":["Lecture Notes in Computer Science","Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0057776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T07:52:50Z","timestamp":1736495570000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0057776"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540650751","9783540496731"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/bfb0057776","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}