{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:20:34Z","timestamp":1736572834818,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540650751"},{"type":"electronic","value":"9783540496731"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0057780","type":"book-chapter","created":{"date-parts":[[2006,7,31]],"date-time":"2006-07-31T04:45:07Z","timestamp":1154321107000},"page":"51-64","source":"Crossref","is-referenced-by-count":11,"title":["Limited preemptible scheduling to embrace cache memory in real-time systems"],"prefix":"10.1007","author":[{"given":"Sheayun","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang-Gun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minsuk","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang Lyul","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong Sang","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,6,29]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"R. Arnold, F. Mueller, D. B. Whalley, and M. Harmon. Bounding worst-case instruction cache performance. In Proceedings of the 15th Real-Time Systems Symposium, pages 172\u2013181, Dec. 1994.","key":"5_CR1","DOI":"10.1109\/REAL.1994.342718"},{"doi-asserted-by":"crossref","unstructured":"C. A. Healy, D. B. Whalley, and M. Harmon. Integrating the timing analysis of pipelining and instruction caching. In Proceedings of the 16th Real-Time Systems Symposium, pages 288\u2013297, Dec. 1994.","key":"5_CR2","DOI":"10.1109\/REAL.1995.495218"},{"unstructured":"Y. Hur, Y. H. Bae, S.-S. Lim, S.-K. Kim, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, and C. S. Kim. Worst case timing analysis of RISC processors: R3000\/R3010 case study. In Proceedings of the 16th Real-Time Systems Symposium, pages 308\u2013321, Dec. 1995.","key":"5_CR3"},{"issue":"5","key":"5_CR4","doi-asserted-by":"publisher","first-page":"390","DOI":"10.1093\/comjnl\/29.5.390","volume":"29","author":"M. Joseph","year":"1986","unstructured":"M. Joseph and P. Pandya. Finding response times in a real-time system. The BCS Computer Journal, 29(5):390\u2013395, Oct. 1986.","journal-title":"The BCS Computer Journal"},{"doi-asserted-by":"crossref","unstructured":"D. B. Kirk. SMART (strategic memory allocation for real-time) cache design. In Proceedings of the 10th Real-Time Systems Symposium, pages 229\u2013237, Dec. 1989.","key":"5_CR5","DOI":"10.1109\/REAL.1989.63574"},{"unstructured":"C.-G. Lee, J. Hahn, Y.-M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. In Proceedings of the Seventeenth Real-Time Systems Symposium, pages 264\u2013274, Dec. 1996.","key":"5_CR6"},{"doi-asserted-by":"crossref","unstructured":"Y. T. S. Li, S. Malik, and A. Wolfe. Efficient microarchitecture modeling and path analysis for real-time software. In Proceedings of the 16th Real-Time Systems Symposium, pages 298\u2013307, Dec. 1995.","key":"5_CR7","DOI":"10.1109\/REAL.1995.495219"},{"issue":"7","key":"5_CR8","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1109\/32.392980","volume":"21","author":"S.-S. Lim","year":"1995","unstructured":"S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, S.-M. Moon, and C. S. Kim. An accurate worst case timing analysis for RISC processors. IEEE Transactions on Software Engineering, 21(7):593\u2013604, Jul. 1995.","journal-title":"IEEE Transactions on Software Engineering"},{"key":"5_CR9","volume-title":"PhD thesis","author":"J. Simonson","year":"1996","unstructured":"J. Simonson. Cache Memory Management in Real-Time Systems. PhD thesis, University of Illinois at Urbana-Champaign, Sep. 1996."},{"issue":"2","key":"5_CR10","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1007\/BF01088593","volume":"6","author":"K. Tindell","year":"1994","unstructured":"K. Tindell, A. Burns, and A. Wellings. An extendible approach for analyzing fixed priority hard real-time tasks. The Journal of Real-Time Systems, 6(2):133\u2013151, Mar. 1994.","journal-title":"The Journal of Real-Time Systems"},{"unstructured":"A. Wolfe. Software-based cache partitioning for real-time applications. In Proceedings of the 3rd International Workshop on Responsive Computer Systems, Sep. 1993.","key":"5_CR11"}],"container-title":["Lecture Notes in Computer Science","Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0057780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T07:52:33Z","timestamp":1736495553000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0057780"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540650751","9783540496731"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/bfb0057780","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}