{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:20:23Z","timestamp":1736572823067,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540649526"},{"type":"electronic","value":"9783540499206"}],"license":[{"start":{"date-parts":[[1998,1,1]],"date-time":"1998-01-01T00:00:00Z","timestamp":883612800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0057961","type":"book-chapter","created":{"date-parts":[[2006,8,1]],"date-time":"2006-08-01T15:01:27Z","timestamp":1154444487000},"page":"1010-1017","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Analysing a multistreamed superscalar speculative instruction fetch mechanism"],"prefix":"10.1007","author":[{"given":"Rafael R.","family":"dos Santos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe O. A.","family":"Navaux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,6,30]]},"reference":[{"key":"127_CR1","doi-asserted-by":"crossref","unstructured":"Chaves Filho,Eliseu M. et al. A Superscalar Architecture with Multiple Instruction Streams. In: SBAC-PAD, VIII. Recife, Agosto 1996. Proceedings.... SBC\/UFPE, 1996, pp 67\u201377 (in Portuguese).","DOI":"10.5753\/sbac-pad.1996.19815"},{"key":"127_CR2","doi-asserted-by":"crossref","unstructured":"Eggers, Susan J. et al. Simultaneous Multithreading: A Plataform for Next-Generation Processors. IEEE Micro, V.17, n.5, Sep\/Oct 1997.","DOI":"10.1109\/40.621209"},{"key":"127_CR3","unstructured":"Fromm; Richard. Branching on Superscalar Machines: Speculative Execution of Multiple Branch Paths Project Final Report. December 11, 1995. CS 252:Graduate Computer Architecture."},{"key":"127_CR4","first-page":"51","volume-title":"Two-Level Adaptive Training Branch Prediction","author":"T. Yeh","year":"1991","unstructured":"Yeh, Tse-Yu; Patt, Yale N. Two-Level Adaptive Training Branch Prediction. In: ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 24., 1991. Proceedings.... New York: ACM, 1991. p. 51\u201361."},{"key":"127_CR5","first-page":"257","volume-title":"A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History","author":"T. Yeh","year":"1993","unstructured":"Yeh, Tse-Yu; Patt, Yale N.. A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History. In: ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 20., 1993. Proceedings.... New York: ACM, 1993. p. 257\u2013266."},{"key":"127_CR6","unstructured":"Santos, Rafael R. dos. A Mechanism for Multistreamed Speculative Instruction Fetch. Porto Alegre: CPGCC\/UFRGS, 1997 (M.Sc. Thesis-in Portuguese)."},{"issue":"n.2","key":"127_CR7","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1145\/225830.224451","volume":"23","author":"G. S. Sohi","year":"1995","unstructured":"Sohi, G. S.; Breach, S. E.; Vijaykumar, T. N. Multiscalar Processors. Computer Architetcure News, New York, v.23, n.2, p. 414\u2013425, 1995.","journal-title":"Computer Architetcure News, New York"},{"issue":"n.9","key":"127_CR8","first-page":"68","volume":"30","author":"J. E. Smith","year":"1997","unstructured":"Smith, James E.; Vajapeyam, Sriram. Trace Processors: Moving to Fourth-Generation. Computer, Los Alamitos, v.30, n.9, p.68\u201374, Sep. 1997.","journal-title":"Computer, Los Alamitos"},{"key":"127_CR9","volume-title":"Ph. D. Thesis","author":"A. R. Talcott","year":"1995","unstructured":"Talcott, Adam R. Reducing the Impact of the Branch Problem in Superpipelined and Superscalar Processors. Santa Barbara: University of California, 1995 (Ph. D. Thesis)."}],"container-title":["Lecture Notes in Computer Science","Euro-Par\u201998 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0057961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T08:11:55Z","timestamp":1736496715000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0057961"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540649526","9783540499206"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/bfb0057961","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]},"assertion":[{"value":"30 June 2006","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}