{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:44:34Z","timestamp":1725475474599},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540659693"},{"type":"electronic","value":"9783540488217"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/bfb0094909","type":"book-chapter","created":{"date-parts":[[2006,12,21]],"date-time":"2006-12-21T00:20:24Z","timestamp":1166660424000},"page":"29-40","source":"Crossref","is-referenced-by-count":2,"title":["Instruction-level microprocessor modeling of scientific applications"],"prefix":"10.1007","author":[{"given":"Kirk W.","family":"Cameron","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Scharzmeier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,10,19]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H., and Koren, I., A Mean Value Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating Techniques, International Journal of Parallel Programming, Vol. 24, No. 3, 1996.","DOI":"10.1007\/BF03356750"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Emma, P.G., and Davidson, E.S., Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline Performance, IEEE Transactions on Computers, Vol. C. 36, No. 7, July 1987.","DOI":"10.1109\/TC.1987.1676981"},{"key":"8_CR3","unstructured":"De Gloria, A., Ancarani, F., Bellotti, F., and Olivieri, M., Instruction level analytic prediction of parallel CPU architecture performance, IIS'97, Dec. 1997."},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Migliardi, M., and Maresca, M., Modelling Instruction Level Parallel Architectures Efficiency in Image Processing Applications, International Conference on High Performance Computing and Networking, Vienna, Austria, April 1997.","DOI":"10.1007\/BFb0031645"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"MacDougall, M.H., Instruction-Level Program and Processor Modeling, IEEE Computer, July 1984","DOI":"10.1109\/MC.1984.1659182"},{"key":"8_CR6","unstructured":"Lubeck, O.M., Luo, Y., and Wasserman, H.J. et al, An Empirical Hierarchical Memory Model Based on Hardware Performance Counters, PDPTA'98, Las Vegas, July 13\u201316, 1998."},{"key":"8_CR7","unstructured":"Sun, X. H., Cameron, K. W., et al., A Hierarchical Statistic Methodology for Advanced Memory System Evaluation, accepted by IPPS'99, Sept. 1998."},{"key":"8_CR8","unstructured":"Luo, Y. and Cameron, K.W., Instruction-level Characterization of Scientific Computing Application using Hardware Performance Counters, Workshop on Workload Characterization at Micro-31, Nov. 1998."},{"key":"8_CR9","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1006\/jpdc.1996.0109","volume":"37","author":"R. Bianchini","year":"1996","unstructured":"Bianchini, R., Lim, B., Evaluating the Performance of Multithreading and Prefetching in Multiprocessors, Journal of Parallel and Distributed Computing, N. 37, p 83\u201397, 1996.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"8_CR10","unstructured":"Luo, Y., and Cameron, K. Instruction-level Performance Modeling and Characterization of Multimedia Applications, Los Alamos Unclassified Technical Report #99-303, Jan. 1999."},{"key":"8_CR11","unstructured":"Hennessy, J.L., and Patterson, D.A., Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc., p35\u201337, 1996."},{"key":"8_CR12","unstructured":"Turner, S. (SGI\/Cray), Private Communications, Mar. 1998"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0094909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,23]],"date-time":"2019-04-23T04:40:43Z","timestamp":1555994443000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0094909"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540659693","9783540488217"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/bfb0094909","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}