{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:44:50Z","timestamp":1725475490665},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540659693"},{"type":"electronic","value":"9783540488217"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/bfb0094910","type":"book-chapter","created":{"date-parts":[[2006,12,21]],"date-time":"2006-12-21T05:20:24Z","timestamp":1166678424000},"page":"41-54","source":"Crossref","is-referenced-by-count":1,"title":["Neural network classifiers execution on superscalar microprocessors"],"prefix":"10.1007","author":[{"given":"Omar","family":"Hammami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,10,19]]},"reference":[{"key":"9_CR1","unstructured":"S. Kung and J. Hwang, \u201cNeural Networks for Intelligent Multimedia Processing\u201d, Proceedings of the IEEE, Vol. 86, No. 6, June 1988."},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"T. Cooley and E. Micheli Tzanakou, \u201cClassification of Mammograms Using a Modular Neural Network\u201d, Journal of Intelligent Systems, Vol. 8, Nos 1\u20132, 1998.","DOI":"10.1515\/JISYS.1998.8.1-2.1"},{"key":"9_CR3","unstructured":"SPEC Newsletter, Sept. 1995. Information about the SPEC 95 benchmarks used in this study is available at: http:\/\/www.spec.org\/osg\/cpu95\/CINT95."},{"issue":"No.1","key":"9_CR4","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1145\/250015.250018","volume":"25","author":"R. Weicker","year":"1997","unstructured":"R. Weicker, \u201cOn the Use of SPEC Benchmarks in Computer Architecture Research\u201d, Computer Architecture News, pp. 19\u201322, Vol. 25, No. 1, March 1997.","journal-title":"Computer Architecture News"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"D.C. Lee, P.J. Crowley and J.L. Baer, \u201cExecution Characteristics of Desktop Applications on Windows NT\u201d, in Proc. of ISCA 25, pp. 27\u201338, Barcelona, Spain, June 27\u2013July 1st, 1998. (NT Traces available at http:\/\/memsys.cs.washington.edu)","DOI":"10.1145\/279361.279366"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"K. Keeton, D. Patterson, Y. He, Re. Raphael and W. Baker, \u201cPerformance Characterization of a Quad Pentium Pro SMP using OLTP Workloads\u201d, in Proc. of ISCA 25, pp. 15\u201326, Barcelona, Spain, June 27\u2013July 1st, 1998.","DOI":"10.1109\/ISCA.1998.694759"},{"key":"9_CR7","unstructured":"D Bhandarkar and J. Ding, \u201cPerformance Characterization of the Pentium Pro Processor\u201d, in Proc. 3rd HPCA, Deb. 1\u20135, 1997. (available at http:\/\/www.computer.org\/conferen\/hpca97\/)"},{"key":"9_CR8","unstructured":"R. Jain, \u201cThe Art of Computer Systems Performance Analysis\u201d, John Wiley and Sons, Inc., 1991."},{"issue":"No.4","key":"9_CR9","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1145\/235543.235545","volume":"14","author":"R.H. Saavedra","year":"1996","unstructured":"R.H. Saavedra and A.J. Smith, \u201cAnalysis of Benchmark Characteristics and Benchmark Performance Prediction,\u201d ACM Transactions on Computer Systems, pp. 344\u2013384, Vol. 14, No. 4, Nov. 1996.","journal-title":"ACM Transactions on Computer Systems"},{"issue":"No.6","key":"9_CR10","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1109\/72.97934","volume":"2","author":"D.F. Specht","year":"1991","unstructured":"D.F. Specht, \u201cA General Regression Neural Network\u201d, IEEE Trans. on Neural Networks, Vol. 2, No. 6, pp. 568\u2013576, 1991.","journal-title":"IEEE Trans. on Neural Networks"},{"key":"9_CR11","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1162\/neco.1991.3.1.79","volume":"3","author":"R.A. Jacobs","year":"1991","unstructured":"R.A. Jacobs, M.I. Jordan, S.J. Nowlan and G.E. Hinton, \u201cAdaptive Mixtures of Local Experts\u201d, Neural Computation, vol. 3, pp. 79\u201387, 1991.","journal-title":"Neural Computation"},{"issue":"No.6","key":"9_CR12","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1109\/72.97934","volume":"2","author":"D.F. Specht","year":"1991","unstructured":"D.F. Specht, \u201cProbabilistic Neural Networks\u201d, IEEE Trans. on Neural Networks, Vol. 2, No. 6, pp. 568\u2013576, 1991.","journal-title":"IEEE Trans. on Neural Networks"},{"key":"9_CR13","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1162\/neco.1989.1.2.281","volume":"1","author":"J. Moody","year":"1989","unstructured":"J. Moody and C.J. Darken, \u201cFast learning in Networks of Locally Tuned Processing Units\u201d, Neural Computation, 1, pp. 281\u2013294, 1989.","journal-title":"Neural Computation"},{"key":"9_CR14","unstructured":"Neural Works Professionnal II Plus, Neural Ware Inc, 1995."},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"D. Burger and T. Austin, \u201cThe SimpleScalar Tool Set, version 2.0\u201d, University of Wisconsin Madison, Computer Science Department, Technical report 1342, June 1997.","DOI":"10.1145\/268806.268810"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"B. Black and J.P. Shen, \u201cCalibration of Microprocessor Performance Models\u201d, IEEE Computer, pp. 59\u201365, May 1998.","DOI":"10.1109\/2.675637"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"M. Reilly and J. Edmondson, \u201cPerformance Simulation of an Alpha Microprocessor\u201d, IEEE Computer, pp. 50\u201358, May 1998.","DOI":"10.1109\/2.675634"},{"key":"9_CR18","unstructured":"M. Johnson, \u201cSuperscalar Microprocessor Design\u201d, Prentice Hall Series in Innovative technology, Prentice Hall Inc, 1991."},{"key":"9_CR19","unstructured":"D.B. Noonburg and J.P. Shen, A Framework for Statistical Modeling of Superscalar Performance\u201d, in Proc. 3rd HPCA, Deb. 1\u20135, 1997 (available at http:\/\/www.computer.org\/conferen\/hpca97\/)"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"Y. Zhang and G.B. Adams III, \u201cPerformance Modeling and Code Partitioning for the DS Architecture\u201d, in Proc. of ISCA 25, pp. 293\u2013304, Barcelona, Spain, June 27\u2013July 1st, 1998.","DOI":"10.1145\/279361.279398"},{"key":"9_CR21","unstructured":"Y. Zhu and W.F. Wong, \u201cThe Effect of Instruction Dependency on Superscalar Processor Performance\u201d in Proc. ACAC98."},{"key":"9_CR22","doi-asserted-by":"crossref","unstructured":"M. Matson, D. Bailey, S. Bell, L. Biro, S. Butler, J. Clouser, J. Farrell, M. Gowan, D. Priore, K. Wilcox, \u201cCircuit Implementation of a 600 MHz Superscalar RISC Microprocessor\u201d, in Proc. of ICCD98, Austin, TX, Oct. 5\u20137, 1998.","DOI":"10.1109\/ICCD.1998.727030"},{"key":"9_CR23","unstructured":"R.E. Kessler, \u201cThe Alpha 21264 Microprocessor: Out-Of-Order Execution at 600 Mhz\u201d, in Proc. of Hot Chips 10, Stanford University, Palo Alto, Aug. 16\u201318, 1998."},{"key":"9_CR24","doi-asserted-by":"crossref","unstructured":"K.C. Yeager, \u201cThe MIPS R10000 Superscalar Microprocessor\u201d, IEEE Micro, pp. 28\u201340, April 1996.","DOI":"10.1109\/40.491460"},{"key":"9_CR25","unstructured":"Intel Corp., \u201cPentium II Xeon Processor Technology Brief\u201d, Order Number 243792-002, September 1998."},{"key":"9_CR26","unstructured":"Intel Corp., \u201cPentium II Xeon Processor at 400 and 450 Mhz\u201d, Order Number 243770-002, June 1998."},{"key":"9_CR27","series-title":"Proc. of Hot Chips","first-page":"16","volume-title":"UltraSPARC-III: A 600 MHz 64-bit Superscalar Processor for 1000-way Scalable Systems","author":"G. Lauterbach","year":"1998","unstructured":"G. Lauterbach, \u201cUltraSPARC-III: A 600 MHz 64-bit Superscalar Processor for 1000-way Scalable Systems\u201d, in Proc. of Hot Chips 10, Stanford University, Palo Alto, Aug. 16\u201318, 1998."},{"key":"9_CR28","unstructured":"D.A. Patterson and J.L. Hennessy, \u201cComputer Organization and Design\u201d, 2nd Ed., Morgan Kaufman Publishers, Inc., 1998."},{"issue":"No.6","key":"9_CR29","first-page":"570","volume":"9","author":"S. Wallace","year":"1998","unstructured":"S. Wallace and N. Bagherzadeh, \u201cModeled and Measured Instruction fetching Performance for Superscalar Microprocessors\u201d, IEEE Trans. on PDS, Vol. 9, No. 6, pp. 570\u2013578, June 1998.","journal-title":"IEEE Trans. on PDS"},{"issue":"No.3","key":"9_CR30","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1147\/rd.413.0265","volume":"41","author":"M.J. Charney","year":"1997","unstructured":"M.J. Charney and T.R. Puzak, \u201cPrefetching and Memory System Behavior of the SPEC 95 benchmark Suite\u201d, IBM J. Res. Develop. Vol. 41, No. 3, pp. 265\u2013286, May 1997.","journal-title":"IBM J. Res. Develop."}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0094910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,23]],"date-time":"2019-04-23T08:41:09Z","timestamp":1556008869000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0094910"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540659693","9783540488217"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/bfb0094910","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}