{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:27:53Z","timestamp":1725474473277},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540654148"},{"type":"electronic","value":"9783540492610"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/bfb0095334","type":"book-chapter","created":{"date-parts":[[2006,11,24]],"date-time":"2006-11-24T09:05:49Z","timestamp":1164359149000},"page":"167-171","source":"Crossref","is-referenced-by-count":1,"title":["Parallel test pattern generation using circuit partitioning in a shared-memory multiprocessor"],"prefix":"10.1007","author":[{"given":"Consolaci\u00f3n","family":"Gil","sequence":"first","affiliation":[]},{"given":"Julio","family":"Ortega","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Luis Bernier","sequence":"additional","affiliation":[]},{"given":"Maria","family":"Dolores Gil","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,10,20]]},"reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"Klenke, R.H., Williams, R.D., Aylor, J.H.: Parallel-Processing Techniques for Automatic Test Pattern Generation. IEEE Computer (January 1992) 71\u201384","DOI":"10.1109\/2.108056"},{"issue":"3","key":"24_CR2","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"30","author":"P. Goel","year":"1981","unstructured":"Goel, P.: An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits. IEEE Transactions on Computers 30 (3) (1981) 215\u2013222","journal-title":"IEEE Transactions on Computers"},{"issue":"12","key":"24_CR3","doi-asserted-by":"crossref","first-page":"1516","DOI":"10.1109\/43.476582","volume":"14","author":"R.T. Stanion","year":"1995","unstructured":"Stanion, R.T., Bhattacharya, D., Sechen, C.: An Efficient Method for Generating Exhaustive Test Sets. IEEE Transactions on CAD 14 (12) (1995) 1516\u20131525","journal-title":"IEEE Transactions on CAD"},{"issue":"8","key":"24_CR4","doi-asserted-by":"publisher","first-page":"885","DOI":"10.1109\/43.57783","volume":"9","author":"H. Fujiwara","year":"1990","unstructured":"Fujiwara, H., Inoue, T.: Optimal Granularity of Test Generation in a Distributed System. IEEE Transactions on Computers-Aided Design 9 (8) (1990) 885\u2013892","journal-title":"IEEE Transactions on Computers-Aided Design"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Patil, S., Banerjee, P.: Fault Partitioning Issues in an Integrated Parallel Test Generation\/Fault Simulation Environment. International Test Conference (1989) 718\u2013726","DOI":"10.1109\/TEST.1989.82360"},{"key":"24_CR6","unstructured":"Gil, C., Ortega, J.: A Parallel Test Pattern Generator based on Spectral Techniques. 5th Euromicro on PDP, IEEE (1997) 199\u2013204"},{"issue":"3","key":"24_CR7","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/43.46806","volume":"9","author":"S. Patil","year":"1990","unstructured":"Patil, S., Banerjee, P.: A Parallel Branch and Bound Algorithm for Test Generation. IEEE Trans. on CAD 9 (3) (1990) 313\u2013322","journal-title":"IEEE Trans. on CAD"},{"key":"24_CR8","series-title":"Proceedings IEEE Int\u2019l Conf. Computer-Design","first-page":"664","volume-title":"An Analysis of several approaches to Circuit Partitioning for Parallel Logic Simulation","author":"S. Smith","year":"1987","unstructured":"Smith, S., Underwood, B., Mercer, M.R.: An Analysis of several approaches to Circuit Partitioning for Parallel Logic Simulation. Proceedings IEEE Int\u2019l Conf. Computer-Design. CS Press, Los Alamitos, Calif. (1987) 664\u2013667"},{"key":"24_CR9","doi-asserted-by":"crossref","unstructured":"Gil, C., J. Ortega: Algebraic Test-Pattern generation based on the Reed-Muller Spectrum. To appear in: IEE Proc. Computer and Digital Techniques 145 (4) (July 1998)","DOI":"10.1049\/ip-cdt:19982024"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"Gil, C., Ortega, J., Diaz, A.F., Montoya, M.G.: Meta-heuristics for Circuit Partitioning in Parallel Test Generation. First Workshop on Biologically Inspired Solutions to Parallel Processing Problems. Springer-Verlag, (1998)","DOI":"10.1007\/3-540-64359-1_702"},{"key":"24_CR11","unstructured":"Gil, C., Ortega, J.: Parallel Test Pattern Generation Using Circuit Partitioning and Spectral Techniques, 6th Euromicro on PDP, IEEE (1998) 264\u2013270"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Klenke, R. H., Williams, R. D., Aylor, J. H.: Parallelization Methods for Circuit Partitioning Based Parallel Automatic Test Pattern Generation. IEEE VLSI Test Symposium, (1993) 71\u201378.","DOI":"10.1109\/VTEST.1993.313305"}],"container-title":["Lecture Notes in Computer Science","Applied Parallel Computing Large Scale Scientific and Industrial Problems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0095334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T20:26:58Z","timestamp":1550176018000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0095334"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540654148","9783540492610"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/bfb0095334","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}