{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:29:00Z","timestamp":1742394540387,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540658313"},{"type":"electronic","value":"9783540489320"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/bfb0097918","type":"book-chapter","created":{"date-parts":[[2006,11,24]],"date-time":"2006-11-24T14:45:17Z","timestamp":1164379517000},"page":"363-374","source":"Crossref","is-referenced-by-count":8,"title":["Non-preemptive scheduling of real-time threads on multi-level-context architectures"],"prefix":"10.1007","author":[{"given":"Jan","family":"Jonsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henrik","family":"L\u00f6nn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang G.","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,10,28]]},"reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"C. A. Healy, D. B. Whalley, and M. G. Harmon, \u201cIntegrating the Timing Analysis of Pipelining and Instruction Caching\u201d, Proc. of the IEEE Real-Time Systems Symposium, Pisa, Italy, Dec. 5\u20137, 1995, pp. 288\u2013297.","DOI":"10.1109\/REAL.1995.495218"},{"key":"36_CR2","doi-asserted-by":"crossref","unstructured":"R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon, \u201cTiming Analysis for Data Caches and Set-Associative Caches\u201d, Proc. of the IEEE Real-Time Technology and Applications Symposium, Montreal, Canada, June 9\u201311, 1997, pp. 192\u2013202.","DOI":"10.1109\/RTTAS.1997.601358"},{"issue":"no.1","key":"36_CR3","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"C. L. Liu","year":"1973","unstructured":"C. L. Liu and J. W. Layland, \u201cScheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment\u201d, Journal of the Association for Computing Machinery, vol. 20, no. 1, pp. 46\u201361, Jan. 1973.","journal-title":"Journal of the Association for Computing Machinery"},{"issue":"no.9","key":"36_CR4","doi-asserted-by":"publisher","first-page":"920","DOI":"10.1109\/32.241774","volume":"19","author":"D. I. Katcher","year":"1993","unstructured":"D. I. Katcher, H. Arakawa, and J. K. Strosnider, \u201cEngineering and Analysis of Fixed Priority Schedulers\u201d, IEEE Trans. on Software Engineering, vol. 19, no. 9, pp. 920\u2013934, Sept. 1993.","journal-title":"IEEE Trans. on Software Engineering"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"M. Humphrey, G. Wallace, and J. A. Stankovic, \u201cKernel-Level Threads for Dynamic, Hard Real-Time Environments\u201d, Proc. of the IEEE Real-Time Systems Symposium, Pisa, Italy, Dec. 5\u20137, 1995, pp. 38\u201348.","DOI":"10.1109\/REAL.1995.495194"},{"issue":"no.5","key":"36_CR6","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/40.621209","volume":"17","author":"S. J. Eggers","year":"1997","unstructured":"S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Tullsen, \u201cSimultaneous Multithreading: A Platform for Next-Generation Processors\u201d, IEEE Micro, vol. 17, no. 5,. pp. 12\u201319, Sept.\/Oct. 1997.","journal-title":"IEEE Micro"},{"issue":"no.9","key":"36_CR7","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/2.612247","volume":"30","author":"K. Diefendorff","year":"1997","unstructured":"K. Diefendorff and P. K. Dubey, \u201cHow Multimedia Workloads will Change Processor Design\u201d, IEEE Computer, vol. 30, no. 9, pp. 43\u201345, Sept. 1997.","journal-title":"IEEE Computer"},{"issue":"no.3","key":"36_CR8","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/40.216748","volume":"13","author":"A. Agarwal","year":"1993","unstructured":"A. Agarwal, J. Kubiatowicz, D. Kranz, B.-H. Lim, D. Yeung, G. D\u2019Souza, and M. Parkin, \u201cSparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors\u201d, IEEE Micro, vol. 13, no. 3, pp. 48\u201361, June 1993.","journal-title":"IEEE Micro"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"S. Fiske and W. J. Dally, \u201cThread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors\u201d, Proc. of the IEEE Symposium on High Performance Computer Architecture, Raleigh, North Carolina, Jan. 22\u201325, 1995, pp. 210\u2013221.","DOI":"10.1109\/HPCA.1995.386541"},{"key":"36_CR10","doi-asserted-by":"crossref","unstructured":"C. A. Waldspurger and W. E. Weihl, \u201cRegister Relocation: Flexible Contexts for Multithreading\u201d, Proc. of the ACM Int\u2019l Symposium on Computer Architecture, San Diego, California, May 16\u201319, 1993, pp. 120\u2013130.","DOI":"10.1145\/173682.165148"},{"key":"36_CR11","doi-asserted-by":"crossref","unstructured":"J. Jonsson, \u201cGAST: A Flexble and Extensible Tool for Evaluating, Multiprocessor Assignment and Scheduling Techniques\u201d, Proc. of the Int\u2019l Conf. on Parallel Processing, Minneapolis, Minnesota, Aug. 10\u201314, 1998, pp. 441\u2013450.","DOI":"10.1109\/ICPP.1998.708516"},{"issue":"no.3","key":"36_CR12","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1016\/0167-6377(88)90080-6","volume":"7","author":"C.-Y. Lee","year":"1988","unstructured":"C.-Y. Lee, J.-J. Hwang, Y.-C. Chow,and F. D. Anger, \u201cMultiprocessor, Scheduling with Interprocessor Communication Delays\u201d, Operations Research Letters, vol. 7, no. 3, pp. 141\u2013147, June 1988.","journal-title":"Operations Research Letters"},{"key":"36_CR13","unstructured":"B.-C. Cheng, A. D. Stoyenko, T. J. Marlowe, and S. Baruah, \u201cA Scheduler Maximizing Maximum Tardiness for DSP Programs with Context Switch Overheads Considered\u201d, Proc. of the Int\u2019l Conf. on Signal Processing, Applications & Technology, Boston, Massachusetts, Oct. 7\u201310, 1996, pp. 771\u2013775."},{"issue":"no.2\/3\/4","key":"36_CR14","doi-asserted-by":"publisher","first-page":"1096","DOI":"10.1109\/TCOMM.1994.580218","volume":"42","author":"Q. Zheng","year":"1994","unstructured":"Q. Zheng and K. G. Shin, \u201cOn the Ability of Establishing Real-Time Channels in Point-to-Point Packet-Switched Networks\u201d, IEEE Trans. on Communications, vol. 42, no. 2\/3\/4, pp. 1096\u20131105, Feb.\/Mar.\/Apr. 1994.","journal-title":"IEEE Trans. on Communications"},{"key":"36_CR15","series-title":"Technical Report","volume-title":"Non-Preemptive Scheduling of Real-Time Threads on Multi-Level-Context Architectures","author":"J. Jonsson","year":"1998","unstructured":"J. Jonsson, H. L\u00f6nn, and K. G. Shin, \u201cNon-Preemptive Scheduling of Real-Time Threads on Multi-Level-Context Architectures\u201d Technical Report No. 98-6, Dept. of Computer Engineering, Chalmers University of Technology, S-412 96 G\u00f6teborg, Sweden, May 1998."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0097918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T04:31:11Z","timestamp":1736656271000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0097918"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540658313","9783540489320"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/bfb0097918","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}