{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:20Z","timestamp":1759147100982},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540658313"},{"type":"electronic","value":"9783540489320"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/bfb0097942","type":"book-chapter","created":{"date-parts":[[2006,11,24]],"date-time":"2006-11-24T09:45:17Z","timestamp":1164361517000},"page":"579-587","source":"Crossref","is-referenced-by-count":8,"title":["A web-based multiuser operating system for reconfigurable computing"],"prefix":"10.1007","author":[{"given":"Oliver","family":"Diessel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Kearney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grant","family":"Wigley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,10,28]]},"reference":[{"key":"60_CR1","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1007\/3-540-61730-2_35","volume-title":"Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, 6th International Workshop, FPL\u201996 Proceedings","author":"G. Brebner","year":"1996","unstructured":"G. Brebner. A virtual hardware operating system for the Xilinx XC6200. In R. W. Hartenstein and M. Glesner, editors, Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, 6th International Workshop, FPL\u201996 Proceedings, pages 327\u2013336, Berlin, Germany, Sept. 1996. Springer-Verlag."},{"volume-title":"Splash 2: FPGAs in a Custom Computing Machine","year":"1996","key":"60_CR2","unstructured":"D. A. Buell, J. M. Arnold, and W. J. Kleinfelder, editors. Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society, Los Alamitos, CA, 1996."},{"key":"60_CR3","first-page":"286","volume-title":"Proceedings of PART\u201997 The 4th Australasian Conference on Parallel and Real-Time Systems","author":"B. K. Gunther","year":"1997","unstructured":"B. K. Gunther. SPACE 2 as a reconfigurable stream processor. In N. Sharda and A. Tam, editors, Proceedings of PART\u201997 The 4th Australasian Conference on Parallel and Real-Time Systems, pages 286\u2013297, Singapore, Sept. 1997. Springer-Verlag."},{"key":"60_CR4","first-page":"24","volume-title":"The 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM\u201997)","author":"J. R. Hauser","year":"1997","unstructured":"J. R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. In K. L. Pocek and J. M. Arnold, editors, The 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM\u201997), pages 24\u201333, Los Alamitos, CA, Apr. 1997. IEEE Computer Society."},{"issue":"1","key":"60_CR5","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/92.486081","volume":"4","author":"J. E. Vuillemin","year":"1996","unstructured":"J. E. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. H. Touati, and P. Boucard. Programmable active memories: Reconfigurable systems come of age. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4(1):56\u201369, Mar. 1996.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"60_CR6","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1145\/228370.228388","volume-title":"FPGA\u201996 1996 ACM Fourth International Symposium on Field Programmable Gate Arrays","author":"M. J. Wirthlin","year":"1996","unstructured":"M. J. Wirthlin and B. L. Hutchings. Sequencing run-time reconfigured hardware with software. In FPGA\u201996 1996 ACM Fourth International Symposium on Field Programmable Gate Arrays, pages 122\u2013128, New York, NY, Feb. 1996. ACM."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0097942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T22:12:59Z","timestamp":1550182379000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0097942"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540658313","9783540489320"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/bfb0097942","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}