{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T05:15:36Z","timestamp":1736658936166,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540658313"},{"type":"electronic","value":"9783540489320"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/bfb0097945","type":"book-chapter","created":{"date-parts":[[2006,11,24]],"date-time":"2006-11-24T14:45:17Z","timestamp":1164379517000},"page":"606-615","source":"Crossref","is-referenced-by-count":6,"title":["Integrated block-processing and design-space exploration in temporal partitioning for RTR architectures"],"prefix":"10.1007","author":[{"given":"Meenakshi","family":"Kaul","sequence":"first","affiliation":[]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,10,28]]},"reference":[{"key":"63_CR1","doi-asserted-by":"crossref","unstructured":"R. D. Hudson, D. I. Lehn and P. M. Athanas, \u201cA Run-Time Reconfigurable Engine for Image Interpolation\u201d, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 88\u201395.","DOI":"10.1109\/FPGA.1998.707886"},{"key":"63_CR2","doi-asserted-by":"crossref","unstructured":"M. Vasiliko and D. Ait-Boudaoud, \u201cArchitectural Synthesis for Dynamically Reconfigurable Logic\u201d, International Workshop on Field-Programmable Logic and Applications, FPL 1996, pp. 290\u2013296.","DOI":"10.1007\/3-540-61730-2_31"},{"key":"63_CR3","doi-asserted-by":"crossref","unstructured":"M. B. Gokhale and J. M. Stone, \u201cNAPA C:Compiling for Hybrid RISC\/FPGA Architectures\u201d, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 126\u2013135.","DOI":"10.1109\/FPGA.1998.707890"},{"key":"63_CR4","unstructured":"I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri, \u201cA Unified Specification Model of Concurrency and Coordination for Synthesis from VHDL\u201d, International Conference on Information Systems, Analysis and Synthesis, ISAS 1998, pp. 771\u2013778."},{"key":"63_CR5","doi-asserted-by":"crossref","unstructured":"I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri, \u201cAn Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures\u201d, Reconfigurable Architectures Workshop in 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distributed Processing, IPPS\/SPDP 1998, pp. 37\u201342.","DOI":"10.1007\/3-540-64359-1_669"},{"key":"63_CR6","doi-asserted-by":"crossref","unstructured":"S. Govindarajan, I. Ouaiss, M. Kaul, V. Srinivasan and R. Vemuri, \u201cAn Effective Design Approach for Dynamically Reconfigurable Architectures\u2019, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 312\u2013313.","DOI":"10.1109\/FPGA.1998.707932"},{"key":"63_CR7","doi-asserted-by":"crossref","unstructured":"M. Kaul and R. Vemuri, \u201cOptimal Temporal Partitioning and Synthesis for Reconfigurable Architectures\u201d, Design and Test in Europe, DATE 1998, pp. 389\u2013396.","DOI":"10.1109\/DATE.1998.655887"},{"key":"63_CR8","unstructured":"M. Kaul, R. Vemuri, S. Govindarajan and I. Ouaiss, \u201cAn Automated Temporal Partitioning Tool for a class of DSP applications\u201d, Workshop on Reconfigurable Computing in International Conference on Parallel Architectures and Compilation Techniques, PACT 1998, pp. 22\u201327."},{"key":"63_CR9","doi-asserted-by":"crossref","unstructured":"S. Trimberger, \u201cScheduling designs into a Time-Multiplexed FPGA\u201d, ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 1998, pp. 153\u2013160.","DOI":"10.1145\/275107.275135"},{"issue":"n2","key":"63_CR10","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/54.143143","volume":"9","author":"J. Roy","year":"1992","unstructured":"J. Roy, N. Kumar and R. Vemuri, \u201cDSS: A Distributed High-Level Synthesis System for VHDL Specifications\u201d, IEEE Design and Test of Computers, v9, n2, June 1992, pp. 18\u201332.","journal-title":"IEEE Design and Test of Computers"},{"key":"63_CR11","doi-asserted-by":"crossref","unstructured":"R. Dutta et. al. \u201cDistributed Design Space Exploration for High-Level Synthesis Systems\u201d, 29th Design Automation Conference, DAC 1992, pp. 644\u2013650.","DOI":"10.1109\/DAC.1992.227806"},{"key":"63_CR12","unstructured":"M. Wolf, High Performance Compilers for Parallel Computing, Addison-Wesley Publishers, 1996."},{"key":"63_CR13","unstructured":"S. Y. Kung, VLSI Array Processors, Prentice Hall 1988."},{"key":"63_CR14","doi-asserted-by":"crossref","unstructured":"S. Trimberger, \u201cA Time-Multiplexed FPGA\u201d, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1997, pp. 22\u201328.","DOI":"10.1109\/FPGA.1997.624601"},{"key":"63_CR15","unstructured":"WILDFORCE Reference Manual, Document #1189\u2014Release Notes, Annapolis Micro Systems, Inc."},{"key":"63_CR16","doi-asserted-by":"crossref","unstructured":"N. Narasimhan, V. Srinivasan, M. Vootukuru, J. Walrath, S. Govindarajan and R. Vemuri, \u201cRapid Prototyping of Reconfigurable Coprocessors\u201d, International Conference on Application-Specific Systems, Architectures and Processors, 1996.","DOI":"10.1109\/ASAP.1996.542825"},{"key":"63_CR17","doi-asserted-by":"crossref","unstructured":"G.K. Wallace, \u201cThe JPEG Still Picture Compression Standard\u201d, ACM Communications, 1991.","DOI":"10.1145\/103085.103089"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0097945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T04:30:30Z","timestamp":1736656230000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0097945"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540658313","9783540489320"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/bfb0097945","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}