{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T19:01:40Z","timestamp":1777575700932,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540660682","type":"print"},{"value":"9783540487722","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/bfb0100525","type":"book-chapter","created":{"date-parts":[[2006,12,7]],"date-time":"2006-12-07T13:00:25Z","timestamp":1165496425000},"page":"578-587","source":"Crossref","is-referenced-by-count":2,"title":["Gradient descent learning algorithm for hierarchical neural networks: A case study in industrial quality"],"prefix":"10.1007","author":[{"given":"Daniela","family":"Baratta","sequence":"first","affiliation":[]},{"given":"Francesco","family":"Diotalevi","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Valle","sequence":"additional","affiliation":[]},{"given":"Daniele D.","family":"Caviglia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,11,17]]},"reference":[{"issue":"No.12","key":"60_CR1","doi-asserted-by":"publisher","first-page":"2017","DOI":"10.1109\/4.104196","volume":"26","author":"B. E. Boser","year":"1991","unstructured":"B. E. Boser, E. S\u00e4ckinger, Jane Bromley, Y. Le Cun, and L. D. Jakel, \u201cAn Analog Neural Network Processor with Programmable Topology,\u201d IEEE Journal of Solid State Circuits, Vol. 26, No. 12, pp. 2017\u20132025, 1991.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"60_CR2","doi-asserted-by":"crossref","unstructured":"D. Baratta, G.M. Bo, D.D. Caviglia, M. Valle, G. Canepa, R. Parenti and C. Penna, \u201cA Hardware Implementation of Hierarchical Neural Networks for Real Time Quality Control Systems in Industrial Applications,\u201d In Proc. of the International Conference on Artificial Neural Networks, ICANN'97, p.p. 1229\u20131234, Lausanne, Switzerland, 1997.","DOI":"10.1007\/BFb0020319"},{"key":"60_CR3","unstructured":"G.M. Bo, D.D. Caviglia, and M. Valle, \u201cAn Analog VLSI Neural Architecture for Handwritten Numeric Character Recognition,\u201d In Proc. of the International Conference on Artificial Neural Networks, ICANN'95, Paris, France, 1995."},{"key":"60_CR4","unstructured":"J. Hertz, A. Krogh, and R.G. Palmer, \u201cIntroduction to the theory of the Neural Computation,\u201d Addison-Wesley Publishing Company, 1981"},{"key":"60_CR5","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1007\/BF00158849","volume":"9","author":"M. Valle","year":"1996","unstructured":"M. Valle, D.D. Caviglia and G.M. Bisio, \u201cAn Experimental Analog VLSI Neural Network with On-Chip Back-Propagation Learning,\u201d Journal of Analog Integrated Circuits and Signal Processing, Kluwer Academic Publisher Vol. 9, 1996, pp. 25\u201340, Dordrecht (N).","journal-title":"Journal of Analog Integrated Circuits and Signal Processing"},{"issue":"1","key":"60_CR6","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1109\/72.105429","volume":"3","author":"M. Jabri","year":"1992","unstructured":"M. Jabri and B. Flower, \u201cWeight Perturbation: An Optimal Architecture and learning Technique for Analog VLSI Feedforward and Recurrent Multilayer Networks,\u201d IEEE Trans. Neural Networks, vol. 3 (1), pp. 154\u2013157, 1992","journal-title":"IEEE Trans. Neural Networks"},{"key":"60_CR7","doi-asserted-by":"crossref","unstructured":"J.R. Quinlan, \u201cInduction of decision trees\u201d, in Machine Learning, 1:81\u2013106, 1986.","DOI":"10.1007\/BF00116251"},{"key":"60_CR8","volume-title":"Classification and regression trees","author":"L. Breiman","year":"1984","unstructured":"L. Breiman, J.H. Freidman, and C.J. Stone, \u201cClassification and regression trees\u201d, Wadsworth International Group, Belmont, CA, 1984."},{"key":"60_CR9","doi-asserted-by":"crossref","unstructured":"R. P. Lippmann, \u201cAn introduction to computing with neural nets\u201d, IEEE ASSP Magazine, pp. 4\u201322, April 1987.","DOI":"10.1109\/MASSP.1987.1165576"},{"key":"60_CR10","unstructured":"C. Tsoi, R. A. Pearson, \u201cComparison of three classification techniques, CART, C4.5 and Multi-Layer Perceptrons\u201d, in R. P. Lippmann, J. E. Moody, D. S. Touretzky (Eds.), Ad. in Neural Information Processing System, Morgan Kaufmann, Vol. 3, pp. 963\u2013969, 1990."},{"issue":"No10","key":"60_CR11","doi-asserted-by":"publisher","first-page":"1614","DOI":"10.1109\/5.58347","volume":"78","author":"L. Atlas","year":"1990","unstructured":"L. Atlas, et al., \u201cA performance comparison of trained multilayer perceptrons and trained classification trees\u201d, Proc. of the IEEE, Vol. 78, No 10, pp. 1614\u20131619, Oct. 1990.","journal-title":"Proc. of the IEEE"},{"key":"60_CR12","unstructured":"A. Sankar, R. Mammone, \u201cTree Structured Neural Networks\u201d, Technical Report CAIP-TR 122, Rutgers University, 1990."},{"key":"60_CR13","doi-asserted-by":"publisher","first-page":"923","DOI":"10.1109\/72.165594","volume":"3","author":"H. Guo","year":"1992","unstructured":"H. Guo, S. B. Gelfand, \u201cClassification Trees with Neural Network Feature Extraction\u201d, IEEE Transaction on Neural Networks, Vol 3, pp. 923\u2013933, November 1992.","journal-title":"IEEE Transaction on Neural Networks"},{"key":"60_CR14","unstructured":"D. D. Caviglia, M. Marchesi, M. Valle, V. Baiardo and D. Baratta, \u201cA Digital MLP Architecture for Real-Time Hierarchical Classification\u201d, Proceedings of the 7th Italian Workshop on Neural Nets WIRN VIETRI-95, Word Scientific Publishing Co, pp. 183\u2013188, 1995."},{"key":"60_CR15","doi-asserted-by":"crossref","unstructured":"E. Rumelhart, G. E. Hinton, R. J. Williams, \u201cLearning internal representations by error propagation,\u201d in Parallel Distributed Processing, MIT Press, Vol. 1, pp. 362\u2013381, 1986.","DOI":"10.21236\/ADA164453"},{"key":"60_CR16","unstructured":"J. Alspector and D. Lippe, \u201cA Study of Parallel Perturbative Gradient Descent,\u201d in Advances in Neural Information Processing Systems, pp. 803\u2013810, 1996"},{"key":"60_CR17","unstructured":"A. Cichocki and R. Unbehauen, \u201cNeural Networks for Optimization and Signal Processing,\u201d John Wiley & Sons, 1993."},{"key":"60_CR18","unstructured":"G.M. Bo, D.D. Caviglia, H. Chibl\u00e9 and M. Valle, \u201cA Circuit Architecture for Analog On-Chip Back Propagation Learning with Local Learning Rate Adaptation\u201d, Accepted for pubblication on Analog Integrated Circuits and Signal Processing, 1998."},{"key":"60_CR19","unstructured":"Frequently Asked Question about NN.: ftp:\/\/ftp.sas.com\/pub\/neural\/FAQ.html."},{"key":"60_CR20","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1007\/BF00332914","volume":"59","author":"P. Vogl","year":"1988","unstructured":"P. Vogl, J. K. Mangis, W. T. Zink, D. L. Alkon, \u201cAccelerating the convergence of the Back Propagation method,\u201d Biological Cybernetics, Vol. 59, pp. 257\u2013263, 1988","journal-title":"Biological Cybernetics"}],"container-title":["Lecture Notes in Computer Science","Engineering Applications of Bio-Inspired Artificial Neural Networks"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0100525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,22]],"date-time":"2019-04-22T15:33:38Z","timestamp":1555947218000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0100525"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540660682","9783540487722"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/bfb0100525","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1999]]}}}