{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:38:14Z","timestamp":1758893894519},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540658214"},{"type":"electronic","value":"9783540489337"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/bfb0100636","type":"book-chapter","created":{"date-parts":[[2006,12,7]],"date-time":"2006-12-07T18:11:30Z","timestamp":1165515090000},"page":"754-763","source":"Crossref","is-referenced-by-count":13,"title":["Exploiting speculative thread-level parallelism on a SMT processor"],"prefix":"10.1007","author":[{"given":"Pedro","family":"Marcuello","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,11,17]]},"reference":[{"key":"77_CR1","doi-asserted-by":"crossref","unstructured":"H. Akkary and M.A. Driscoll, \u201cA Dynamic Multithreading Processor\u201d, in Proc. 31st. Ann. Int. Symp. on Microarchitecture, 1998.","DOI":"10.1109\/MICRO.1998.742784"},{"key":"77_CR2","unstructured":"P.K. Dubey, K. O'Brien, K.M. O'Brien and C. Barton, \u201cSingle-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading\u201d, in Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 109\u2013121, 1995."},{"key":"77_CR3","doi-asserted-by":"crossref","unstructured":"M. Franklin and G.S. Sohi, \u201cThe Expandable Split Window Paradigm for Exploiting Fine Grain Parallelism\u201d, in Proc. of Int. Symp. on Computer Architecture, pp. 58\u201367, 1992.","DOI":"10.1109\/ISCA.1992.753304"},{"key":"77_CR4","doi-asserted-by":"crossref","unstructured":"J. Gonz\u00e1lez and A. Gonz\u00e1lez, \u201cSpeculative Execution via Address Prediction and Data Prefetching\u201d, in Proc of 11th. Int. Conf. on Supercomputing, 1997.","DOI":"10.1145\/263580.263631"},{"key":"77_CR5","doi-asserted-by":"crossref","unstructured":"L. Hammond, M. Willey and K. Olukotun, \u201cData Speculation Support for a Chip Multiprocessor\u201d, in Proc. of Int. Conf. on Architectural Support for Prog. Lang. and O.S., 1998.","DOI":"10.21236\/ADA419653"},{"key":"77_CR6","doi-asserted-by":"crossref","unstructured":"M.H. Lipasti and J.P. Shen, \u201cExceeding the Dataflow Limit via Value Prediction\u201d, in Proc. of Int. Symp. on Microarchitecture, pp. 226\u2013237, 1996.","DOI":"10.1109\/MICRO.1996.566464"},{"key":"77_CR7","doi-asserted-by":"crossref","unstructured":"P. Marcuello and A. Gonz\u00e1lez, \u201cControl and Data Dependence Speculation in Multithreaded Processors\u201d, in Proc. of the Workshop on Mulithreaded Execution Architecture and Compilation held in conjuction with HPCA-4, 1998","DOI":"10.1145\/277830.277850"},{"key":"77_CR8","doi-asserted-by":"crossref","unstructured":"P. Marcuello and A. Gonz\u00e1lez, \u201cSpeculative Multithreaded Processors\u201d, in Proc. of the 12th Int. Conf. on Supercomputing, pp.77\u201384, 1998.","DOI":"10.1145\/277830.277850"},{"key":"77_CR9","doi-asserted-by":"crossref","unstructured":"S. Palacharla, N.P. Jouppi and J.E. Smith, \u201cComplexity-Effective Superscalar Processors\u201d, in Proc. of Int. Symp. on Computer Architecture, pp. 206\u2013218, 1997.","DOI":"10.1145\/264107.264201"},{"key":"77_CR10","doi-asserted-by":"crossref","unstructured":"E. Rotenberg, S. Bennet and J.E. Smith, \u201cTrace Processors\u201d, in Proc. of the Int. Symp. on Microarchitecture, 1997.","DOI":"10.1109\/MICRO.1997.645805"},{"key":"77_CR11","unstructured":"E. Rotenberg, Q. Jacobson, Y. Sazeides and J.E. Smith, \u201cTrace Cache:a Low Latency Approach to High Bandwidth Instruction Fetching\u201d, Proc. Int. Symp. on Microarchitecture, 1996."},{"key":"77_CR12","doi-asserted-by":"crossref","unstructured":"G.S. Sohi, S.E. Breach and T.N. Vijaykumar, \u201cMultiscalar Processors\u201d, in Proc. of the Int. Symp. on Computer Architecture, pp. 414\u2013425, 1995.","DOI":"10.1145\/223982.224451"},{"key":"77_CR13","unstructured":"J-Y. Tsai and P-C. Yew, \u201cThe Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation\u201d, in Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 35\u201346, 1996."},{"key":"77_CR14","doi-asserted-by":"crossref","unstructured":"J. Tubella and A. Gonz\u00e1lez, \u201cControl Speculation in Multithreaded Processors through Dynamic Loop Detection\u201d, Proc. of the Int. Symp. on High-Performance Computer Architecture, 1998.","DOI":"10.1109\/HPCA.1998.650542"},{"key":"77_CR15","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, S.J. Eggers and H.M. Levy, \u201cSimultaneous Multithreading: Maximizing On-Chip Parallelism\u201d, in Proc. of the Int. Symp. on Computer Architecture, 1995.","DOI":"10.1145\/223982.224449"},{"key":"77_CR16","doi-asserted-by":"crossref","unstructured":"A.K. Uht, \u201cConcurrency Extraction via Hardware Methods Executing the Static Instruction Stream\u201d, IEEE Trans. on Computers, vol. 41, July 1992.","DOI":"10.1109\/12.256451"},{"key":"77_CR17","doi-asserted-by":"crossref","unstructured":"S. Vajapeyam, T. Mitra, \u201cImproving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences\u201d, Proc. the Int. Symp. on Comp. Architecture, 1997.","DOI":"10.1145\/264107.264119"},{"key":"77_CR18","unstructured":"D.W. Wall, \u201cLimits of Instruction-Level Parallelism\u201d, Tech. Report WRL 93\/6, Digital Western Research Laboratory, 1993."},{"key":"77_CR19","doi-asserted-by":"crossref","unstructured":"S. Wallace, B. Calder and D. Tullsen, \u201cThreaded Multiple Path Execution\u201d, in Proc. of Int. Symp. on Computer Architecture, pp. 238\u2013249, 1998","DOI":"10.1109\/ISCA.1998.694778"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing and Networking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0100636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T22:21:25Z","timestamp":1683670885000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0100636"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540658214","9783540489337"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/bfb0100636","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}