{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T13:54:54Z","timestamp":1754488494788},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540615873"},{"type":"electronic","value":"9783540706410"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/bfb0105403","type":"book-chapter","created":{"date-parts":[[2011,11,9]],"date-time":"2011-11-09T16:17:00Z","timestamp":1320855420000},"page":"157-172","source":"Crossref","is-referenced-by-count":7,"title":["Implementation issues about the embedding of existing high level synthesis algorithms in HOL"],"prefix":"10.1007","author":[{"given":"Dirk","family":"Eisenbiegler","sequence":"first","affiliation":[]},{"given":"Christian","family":"Blumenr\u00f6hr","sequence":"additional","affiliation":[]},{"given":"Ramayya","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,4,29]]},"reference":[{"key":"11_CR1","unstructured":"AHL. Lambda Reference Manual, 1989."},{"issue":"1","key":"11_CR2","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1109\/43.62794","volume":"10","author":"R. Camposano","year":"1991","unstructured":"R. Camposano. Path-based scheduling for synthesis. IEEE Transactions on Computer Aided Design, 10(1):85\u201393, January 1991.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"11_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3966-7","volume-title":"High-Level VLSI Synthesis","author":"R. Camposano","year":"1991","unstructured":"R. Camposano and W. Wolf. High-Level VLSI Synthesis. Kluwer, Boston, 1991."},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"D. Eisenbiegler and R. Kumar. An automata theory dedicated towards formal circuit synthesis. In Higher Order Logic Theorem Proving and Its Applications, Aspen Grove, Utah, USA, September 1995. Springer.","DOI":"10.1007\/3-540-60275-5_63"},{"key":"11_CR5","unstructured":"D. Gajski, N. Dutt, A. Wu, and S. Lin. High-Level Synthesis, Introduction to Chip and System Design. Kluwer Academic Publishers, 1994."},{"issue":"2\/3","key":"11_CR6","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1007\/BF00121125","volume":"1","author":"A. Gupta","year":"1992","unstructured":"A. Gupta. Formal hardware verification. Formal Methods in System Design, 1(2\/3):151\u2013238, 1992.","journal-title":"Formal Methods in System Design"},{"key":"11_CR7","first-page":"532","volume-title":"IMEC-IFIP Workshop on Applied Formal Methods for Correct VLSI Design","author":"F.K. Hanna","year":"1989","unstructured":"F.K. Hanna, M. Longley, and N. Daeche. Formal synthesis of digital systems. In IMEC-IFIP Workshop on Applied Formal Methods for Correct VLSI Design, pages 532\u2013548, Leuven, Belgium, 1989. Elsevier Science Publishers B.V."},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"R. Jain, A. Mujumdar, A. Sharma, and H. Wang. Empirical evaluation of some high-level synthesis scheduling heuristics. In DAC\u2019 91, pages 210\u2013215, 1991.","DOI":"10.1145\/127601.127751"},{"key":"11_CR9","unstructured":"S. Johnson. Synthesis of Digital Designs from Recursion Equations. MIT Press, 1984."},{"key":"11_CR10","unstructured":"G. Jones and M. Sheeran. Circuit design in Ruby. In J. Staunstrup, editor, Formal Methods for VLSI Design, pages 13\u201370. North-Holland, 1990."},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"M. Larsson. An engineering approach to formal system design. In Thomas F. Melham and Juanito Camilleri, editors, Higher Order Logic Theorem Proving and Its Applications, pages 300\u2013315, Valetta, Malta, September 1994. Springer.","DOI":"10.1007\/3-540-58450-1_50"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"T. Melham. Higher Order Logic and Hardware Verification. Cambridge University Press, 1993.","DOI":"10.1017\/CBO9780511569845"},{"issue":"6","key":"11_CR13","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"P. G. Paulin","year":"1989","unstructured":"Pierre G. Paulin and John P. Knight. Force-directed scheduling for the behavioral synthesis of asic's. IEEE Transactions on Computer Aided Design, 8(6):661\u2013679, June 1989.","journal-title":"IEEE Transactions on Computer Aided Design"}],"container-title":["Lecture Notes in Computer Science","Theorem Proving in Higher Order Logics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0105403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T08:39:50Z","timestamp":1550306390000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0105403"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540615873","9783540706410"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/bfb0105403","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}