{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:42:49Z","timestamp":1759333369925,"version":"3.37.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2009,3,21]],"date-time":"2009-03-21T00:00:00Z","timestamp":1237593600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1007\/s00034-009-9096-5","type":"journal-article","created":{"date-parts":[[2009,3,20]],"date-time":"2009-03-20T17:31:36Z","timestamp":1237570296000},"page":"523-534","source":"Crossref","is-referenced-by-count":10,"title":["The Combinational and Sequential Adiabatic Circuit Design and Its Applications"],"prefix":"10.1007","volume":"28","author":[{"given":"Sompong","family":"Wisetphanichkij","sequence":"first","affiliation":[]},{"given":"Kobchai","family":"Dejhan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,3,21]]},"reference":[{"issue":"4","key":"9096_CR1","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1109\/92.335009","volume":"2","author":"W.C. Athas","year":"1994","unstructured":"W.C. Athas, L.J. Svensson, J.G. Koller, Low-power digital systems based on adiabatic-switching principles. IEEE Trans. VLSI Syst. 2(4), 398\u2013406 (1994)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"9096_CR2","doi-asserted-by":"crossref","unstructured":"J.L. Denker, A review of adiabatic computing, in IEEE Symp. Low-Power Electronics, 1994, pp. 94\u201397","DOI":"10.1109\/LPE.1994.573218"},{"issue":"9","key":"9096_CR3","doi-asserted-by":"crossref","first-page":"769","DOI":"10.1109\/81.536746","volume":"43","author":"Y. Ye","year":"1996","unstructured":"Y. Ye, K. Roy, Energy recovery circuits using reversible and partially reversible logic. IEEE. Trans. Circuit Syst. 43(9), 769\u2013778 (1996)","journal-title":"IEEE. Trans. Circuit Syst."},{"key":"9096_CR4","unstructured":"K.J. Frank, Comparison of high speed voltage-scaled conventional and adiabatic circuits, in ISLPED, Monterey CA, USA, 1996, pp. 337\u2013380"},{"issue":"3","key":"9096_CR5","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/4.364447","volume":"30","author":"A.G. Dickinson","year":"1995","unstructured":"A.G. Dickinson, J.S. Denker, Adiabatic dynamic logic. IEEE J. Solid-State Circuits 30(3), 311\u2013315 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"16","key":"9096_CR6","doi-asserted-by":"crossref","first-page":"1375","DOI":"10.1049\/el:19970915","volume":"33","author":"C.C. Ych","year":"1997","unstructured":"C.C. Ych, J.H. Lou, J.B. Kuo, 1.5\u00a0V CMOs full-swing energy efficient logic (eel) circuit suitable for low-voltage and low-power VLSI applications. Electron. Lett. 33(16), 1375\u20131376 (1997)","journal-title":"Electron. Lett."},{"key":"9096_CR7","unstructured":"C.K. Lo, C.H. Chan, Design of low-power differential logic using adiabatic switching technique, in Proc. ISCAS98, March 1998, pp. II33\u2013II36"},{"issue":"10","key":"9096_CR8","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1109\/82.633443","volume":"44","author":"V.G. Oklobdzija","year":"1997","unstructured":"V.G. Oklobdzija, D. Maksimovic, F. Lin, Pass transistor adiabatic logic using single power-clock supply. IEEE Trans. Circuit Syst. II 44(10), 842\u2013846 (1997)","journal-title":"IEEE Trans. Circuit Syst. II"},{"key":"9096_CR9","unstructured":"V.G. Oklobdzija, D. Maksimovic, K.W. Current, Clocked CMOS adiabatic logic with single ac power supply, in 21st European Solid State Circuit Conference, ESSCIRC\u201995, Lille, France, 1995"},{"issue":"8","key":"9096_CR10","doi-asserted-by":"crossref","first-page":"739","DOI":"10.1049\/el:19980571","volume":"34","author":"F. Liu","year":"1998","unstructured":"F. Liu, K.T. Lau, Pass-transistor adiabatic logic with nmos pull-down configuration. Electron. Lett. 34(8), 739\u2013741 (1998)","journal-title":"Electron. Lett."},{"issue":"23","key":"9096_CR11","doi-asserted-by":"crossref","first-page":"1982","DOI":"10.1049\/el:19951345","volume":"31","author":"W.Y. Wang","year":"1995","unstructured":"W.Y. Wang, K.T. Lau, Adiabatic pseudo-domino logic. Electron. Lett. 31(23), 1982\u20131983 (1995)","journal-title":"Electron. Lett."},{"issue":"4","key":"9096_CR12","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1049\/el:19960204","volume":"32","author":"W.Y. Wang","year":"1996","unstructured":"W.Y. Wang, K.T. Lau, Transmission gate-interfaced apdl design. Electron. Lett. 32(4), 317\u2013318 (1996)","journal-title":"Electron. Lett."},{"key":"9096_CR13","doi-asserted-by":"crossref","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Y. Moon","year":"1996","unstructured":"Y. Moon, K.K. Jeong, An efficient charge recovery logic circuit. IEEE J. Solid-State Circuits 31, 514\u2013522 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"18","key":"9096_CR14","doi-asserted-by":"crossref","first-page":"1731","DOI":"10.1049\/el:19981210","volume":"34","author":"F. Liu","year":"1998","unstructured":"F. Liu, K.T. Lau, Improved structure for efficient charge recovery logic. Electron. Lett. 34(18), 1731\u20131732 (1998)","journal-title":"Electron. Lett."},{"key":"9096_CR15","unstructured":"D. Hongyy, Z. Runde, G. Yuanqing, High efficient charge recovery logic for adiabatic computing, in ASIC2001, September, 2001"},{"key":"9096_CR16","unstructured":"H.S. Song, J.K. Kang, A CMOS adiabatic logic for low power circuit design, in AP-ASIC2004, August 2004, pp. 348\u2013351"},{"key":"9096_CR17","doi-asserted-by":"crossref","unstructured":"Y. Ye, G.I. Stamoulis, Quasi-static energy recovery logic and supply clock generation circuits, in Proc. International Conf. Low-Power Electronics and Design, August 1997, pp. 96\u201399","DOI":"10.1145\/263272.263293"},{"key":"9096_CR18","unstructured":"Y. Ye, K. Roy, Reversible and quasi-static adiabatic logic, in European Conf. Circuit Theory and Design, 1997, pp. 912\u2013917"},{"key":"9096_CR19","doi-asserted-by":"crossref","unstructured":"R.T. Hinman, M.F. Schlecht, Power dissipation measurements on recovered energy logic, in IEEE Symp. on VLSI Circuits Dig. of Tech. Papers, June 1994, pp. 19\u201320","DOI":"10.1109\/VLSIC.1994.586170"},{"key":"9096_CR20","doi-asserted-by":"crossref","unstructured":"T. Indermaur, M. Horowitz, Evaluation of charge recovery circuits and adiabatic switching for low-power CMOS design, in IEEE Symp. Low Power Electronics, 1994, pp. 102\u2013103","DOI":"10.1109\/LPE.1994.573221"},{"issue":"1","key":"9096_CR21","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/4.736659","volume":"34","author":"N. Lindert","year":"1999","unstructured":"N. Lindert, T. Sugii, S. Tang, Dynamic threshold pass-transistor logic for improved delay at low power supply voltage. IEEE J. Solid-State Circuits 34(1), 85\u201389 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9096_CR22","unstructured":"K.W. Ng, K.T. Lau, Adiabatic sequential circuit design for low-power applications, in ISIC1998, Singapore, January 1998, pp.\u00a098\u2013101"},{"key":"9096_CR23","unstructured":"H. Mahmoodi, A. Afzali, M. Nourani, Efficiency of adiabatic logic for low-power, low-noise VLSI, in MWSCAS2000, August 2000"},{"key":"9096_CR24","doi-asserted-by":"crossref","unstructured":"C.H. Ziesler, S. Kim, M.C. Papaefthymiou, A true single-phase 8-bit adiabatic multiplier, in ASP-DAC2001, June 2001, pp.\u00a0758\u2013763","DOI":"10.1145\/378239.379061"},{"key":"9096_CR25","doi-asserted-by":"crossref","unstructured":"G. Hang, Adiabatic CMOS gate and adiabatic circuit design for low-power applications, in ASP-DAC2005, January 2005, pp.\u00a0803\u2013808","DOI":"10.1145\/1120725.1121022"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-009-9096-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-009-9096-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-009-9096-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T16:15:57Z","timestamp":1739031357000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-009-9096-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,21]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["9096"],"URL":"https:\/\/doi.org\/10.1007\/s00034-009-9096-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2009,3,21]]}}}