{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T19:01:56Z","timestamp":1648926116557},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2009,8,20]],"date-time":"2009-08-20T00:00:00Z","timestamp":1250726400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1007\/s00034-009-9132-5","type":"journal-article","created":{"date-parts":[[2009,8,19]],"date-time":"2009-08-19T14:00:40Z","timestamp":1250690440000},"page":"805-817","source":"Crossref","is-referenced-by-count":0,"title":["Maximal Delay Reduction for RLC-Based Multi-Source Multi-Sink Bus with Repeater Insertion"],"prefix":"10.1007","volume":"28","author":[{"given":"Chia-Chun","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Jan-Ou","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Trong-Yen","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,8,20]]},"reference":[{"key":"9132_CR1","unstructured":"0.35UM Logic Silicide (SPQM, 3.3V) Spice Models, TSMC (1996)"},{"key":"9132_CR2","unstructured":"T.-C. Chen, S.-R. Pan, Y.-W. Chang, Performance optimization by wire and sizing under the transmission line model, in Proc. of International Conference on Computer Design (September 2001), pp. 23\u201326"},{"key":"9132_CR3","doi-asserted-by":"crossref","unstructured":"T.-C. Chen, S.-R. Pan, Y.-W. Chang, Timing modeling and optimization under the transmission line model. IEEE Trans. VLSI Syst. 12(1) (2004)","DOI":"10.1109\/TVLSI.2003.820529"},{"key":"9132_CR4","doi-asserted-by":"crossref","unstructured":"J. Cong, D.Z. Pan, Interconnect delay estimation models for synthesis and design planning, in Proc. ASP-DAC (1999), pp. 97\u2013100","DOI":"10.1109\/ASPDAC.1999.759720"},{"key":"9132_CR5","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1063\/1.1697872","volume":"19","author":"W.C. Elmore","year":"1948","unstructured":"W.C. Elmore, The transient response of damped linear networks. J.\u00a0Appl. Phys. 19, 55\u201363 (1948)","journal-title":"J.\u00a0Appl. Phys."},{"issue":"3","key":"9132_CR6","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1109\/TCAD.2004.842801","volume":"24","author":"M. Ghoneima","year":"2005","unstructured":"M. Ghoneima, Y. Ismail, Optimum positioning of interleaved repeaters in bidirectional buses. IEEE Trans. CAD Integr. Circuits Syst. 24(3), 461\u2013669 (2005)","journal-title":"IEEE Trans. CAD Integr. Circuits Syst."},{"key":"9132_CR7","unstructured":"Y.I. Ismail, E.G. Friedman, Optimum repeater insertion based on a COMS delay model for on-chip RLC interconnect, in Proc. 11th IEEE International Conference on ASIC (1998), pp. 369\u2013373"},{"issue":"2","key":"9132_CR8","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1109\/92.831439","volume":"8","author":"Y.I. Ismail","year":"2000","unstructured":"Y.I. Ismail, E.G. Friedman, Effects of inductance on the propagation delay and repeater insertion in VLSI circuits. IEEE Trans. Very Large Scale Integr. Syst. 8(2), 195\u2013206 (2000)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"9132_CR9","doi-asserted-by":"crossref","unstructured":"Y.I. Ismail, E.G. Friedman, J.L. Neves, Equivalent Elmore delay for RLC trees. IEEE Trans. CAD Integr. Circuits Syst., 83\u201397 (2000)","DOI":"10.1109\/43.822622"},{"issue":"5","key":"9132_CR10","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1109\/82.938357","volume":"48","author":"Y.I. Ismail","year":"2001","unstructured":"Y.I. Ismail, E.G. Friedman, J.L. Neves, Repeater insertion in tree structured inductive interconnect. IEEE Trans. Circuits Syst.\u00a0II: Analog Digit. Signal Process. 48(5), 471\u2013481 (2001)","journal-title":"IEEE Trans. Circuits Syst.\u00a0II: Analog Digit. Signal Process."},{"key":"9132_CR11","unstructured":"D.-Y. Kao, C.-C. Tsai, C.-K. Cheng, T.-T. Lin, New design and implementation for signal repeaters, in The Sixth VLSI Design\/CAD Workshop (August 1995), pp. 173\u2013176"},{"key":"9132_CR12","doi-asserted-by":"crossref","unstructured":"D. Lehther, S.S. Sachin, Sapatnekar, Moment-based techniques for RLC clock tree construction. IEEE Trans. Circuits Syst.\u00a0II: Analog Digit. Signal Process. 45(1) (1998)","DOI":"10.1109\/82.659458"},{"key":"9132_CR13","unstructured":"J. Lillis, C.-K. Cheng, T.-T.Y. Lin, Simultaneous routing and buffer insertion for high performance interconnect, in Proc. Sixth Great Lakes Symposium on VLSI (1996), pp. 148\u2013153"},{"issue":"7","key":"9132_CR14","doi-asserted-by":"crossref","first-page":"1124","DOI":"10.1109\/TCAD.2004.829794","volume":"23","author":"C.-A. Lin","year":"2004","unstructured":"C.-A. Lin, C.-H. Wu, Second-order approximations for RLC trees. IEEE Trans. CAD Integr. Circuits Syst. 23(7), 1124\u20131128 (2004)","journal-title":"IEEE Trans. CAD Integr. Circuits Syst."},{"key":"9132_CR15","doi-asserted-by":"crossref","unstructured":"P. Sarkar, C.K. Koh, Routability-driven repeater block planning for interconnect-centric floorplanning. IEEE Trans. CAD Integr. Circuits Syst. 660\u2013671 (2001)","DOI":"10.1109\/43.920700"},{"issue":"2","key":"9132_CR16","first-page":"111","volume":"31","author":"C.-C. Tsai","year":"1998","unstructured":"C.-C. Tsai, Timing driven based on signal repeater insertion. J.\u00a0Natl. Taipei Univ. Technol. 31(2), 111\u2013133 (1998)","journal-title":"J.\u00a0Natl. Taipei Univ. Technol."},{"key":"9132_CR17","doi-asserted-by":"crossref","unstructured":"C.-C. Tsai, D.-Y. Kao, C.-K. Cheng, Performance driven bus buffer insertion. IEEE Trans. CAD Integr. Circuits Syst., 429\u2013437 (1996)","DOI":"10.1109\/43.494706"},{"issue":"4","key":"9132_CR18","doi-asserted-by":"crossref","first-page":"1094","DOI":"10.1109\/TED.2003.812509","volume":"50","author":"R. Venkatesan","year":"2003","unstructured":"R. Venkatesan, J.A. Davis, J.D. Meindl, Compact distributed RLC interconnect models\u2014part\u00a0IV: unified models for time delay, crosstalk, and repeater insertion. IEEE Trans. Electron Dev. 50(4), 1094\u20131102 (2003)","journal-title":"IEEE Trans. Electron Dev."},{"key":"9132_CR19","unstructured":"S.-L. Wang, Y.-W. Chang, Accurate delay formulae for buffer RLC trees, in The 14th VLSI Design\/CAD Symposium, paper A2-2 (August 2003)"}],"container-title":["Circuits, Systems and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-009-9132-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-009-9132-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-009-9132-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:00:54Z","timestamp":1558522854000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-009-9132-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8,20]]},"references-count":19,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2009,12]]}},"alternative-id":["9132"],"URL":"https:\/\/doi.org\/10.1007\/s00034-009-9132-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8,20]]}}}