{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T12:38:37Z","timestamp":1753274317003},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2011,8,20]],"date-time":"2011-08-20T00:00:00Z","timestamp":1313798400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1007\/s00034-011-9343-4","type":"journal-article","created":{"date-parts":[[2011,8,19]],"date-time":"2011-08-19T15:04:25Z","timestamp":1313766265000},"page":"753-760","source":"Crossref","is-referenced-by-count":12,"title":["Set-Reset Flip-Flop Circuit with a Simple Output Logic"],"prefix":"10.1007","volume":"31","author":[{"given":"I.","family":"Campos-Cant\u00f3n","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Campos-Cant\u00f3n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. C.","family":"Rosu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Castellanos-Velasco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,8,20]]},"reference":[{"key":"9343_CR1","doi-asserted-by":"crossref","first-page":"1521","DOI":"10.1142\/S0218127406015465","volume":"16","author":"D. Cafagna","year":"2006","unstructured":"D. Cafagna, G. Grassi, Chaos-based SR Flip-Flop via Chua\u2019s circuit. Int. J. Bifurc. Chaos 16, 1521\u20131526 (2006)","journal-title":"Int. J. Bifurc. Chaos"},{"key":"9343_CR2","doi-asserted-by":"crossref","first-page":"2547","DOI":"10.1142\/S0218127410027179","volume":"20","author":"I. Campos-Cant\u00f3n","year":"2010","unstructured":"I. Campos-Cant\u00f3n, E. Campos-Cant\u00f3n, J.A. Pecina-Sanchez, H.C. Rosu, A simple circuit with dynamic logic architecture of basic logic gates. Int. J. Bifurc. Chaos 20, 2547\u20132551 (2010)","journal-title":"Int. J. Bifurc. Chaos"},{"key":"9343_CR3","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1002\/cta.481","volume":"37","author":"F. Chen","year":"2009","unstructured":"F. Chen, W. Tang, G. Chen, Single-layer perceptron and dynamic neuron implementing linearly non-separable Boolean functions. Int. J. Circuit Theory Appl. 37, 433\u2013451 (2009)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"9343_CR4","doi-asserted-by":"crossref","DOI":"10.1063\/1.3489889","volume":"20","author":"W.L. Ditto","year":"2010","unstructured":"W.L. Ditto, A. Miliotis, K. Murali, S. Sinha, M.L. Spano, Chaogates: morphing logic gates that exploit dynamical patterns. Chaos 20, 037107 (2010)","journal-title":"Chaos"},{"key":"9343_CR5","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MP.2005.1462459","volume":"24","author":"D. Kuo","year":"2005","unstructured":"D. Kuo, Chaos and its computing paradigm. IEEE Potentials 24, 13\u201315 (2005)","journal-title":"IEEE Potentials"},{"key":"9343_CR6","doi-asserted-by":"crossref","first-page":"1629","DOI":"10.1109\/TCSI.2002.804551","volume":"49","author":"T. Munakata","year":"2002","unstructured":"T. Munakata, S. Sinha, W. Ditto, Chaos computing: implementation of fundamental logical gates by chaotic elements. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 49, 1629\u20131633 (2002)","journal-title":"IEEE Trans. Circuits Syst. I, Fundam. Theory Appl."},{"key":"9343_CR7","doi-asserted-by":"crossref","first-page":"1346","DOI":"10.1016\/j.physleta.2009.02.026","volume":"373","author":"K. Murali","year":"2009","unstructured":"K. Murali, A. Miliotis, W.L. Ditto, S. Sinha, Logic from nonlinear dynamical evolution. Phys. Lett. A 373, 1346\u20131351 (2009)","journal-title":"Phys. Lett. A"},{"key":"9343_CR8","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1142\/S0218127403008053","volume":"13","author":"K. Murali","year":"2003","unstructured":"K. Murali, S. Sinha, W.L. Ditto, Implementation of NOR gate by a chaotic Chua\u2019s circuit. Int. J. Bifurc. Chaos 13, 2669\u20132672 (2003)","journal-title":"Int. J. Bifurc. Chaos"},{"key":"9343_CR9","doi-asserted-by":"crossref","DOI":"10.1103\/PhysRevLett.102.104101","volume":"102","author":"K. Murali","year":"2009","unstructured":"K. Murali, S. Sinha, W.L. Ditto, A.R. Bulsara, Reliable logic circuit elements that exploit nonlinearity in the presence of a noise floor. Phys. Rev. Lett. 102, 104101 (2009)","journal-title":"Phys. Rev. Lett."},{"key":"9343_CR10","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/j.physleta.2005.02.044","volume":"339","author":"K. Murali","year":"2005","unstructured":"K. Murali, S. Sinha, I.R. Mohamed, Chaos computing: experimental realization of NOR gate using a simple chaotic circuit. Phys. Lett. A 339, 39\u201344 (2005)","journal-title":"Phys. Lett. A"},{"key":"9343_CR11","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1002\/cta.437","volume":"35","author":"T. Roska","year":"2007","unstructured":"T. Roska, Circuits, computers, and beyond Boolean logic. Int. J. Circuit Theory Appl. 35, 485\u2013496 (2007)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"9343_CR12","doi-asserted-by":"crossref","first-page":"1230","DOI":"10.1364\/OE.14.001230","volume":"14","author":"A. Shinya","year":"2006","unstructured":"A. Shinya, S. Mitsugi, T. Tanabe, M. Notomi, I. Yokohama, All-optical flip-flop circuit composed of coupled two-port resonant tunneling filter in two-dimensional photonic crystal slab. Opt. Express 14, 1230\u20131235 (2006)","journal-title":"Opt. Express"},{"key":"9343_CR13","doi-asserted-by":"crossref","first-page":"2156","DOI":"10.1103\/PhysRevLett.81.2156","volume":"81","author":"S. Sinha","year":"1998","unstructured":"S. Sinha, W. Ditto, Dynamics based computations. Phys. Rev. Lett. 81, 2156\u20132159 (1998)","journal-title":"Phys. Rev. Lett."},{"key":"9343_CR14","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1103\/PhysRevE.60.363","volume":"60","author":"S. Sinha","year":"1999","unstructured":"S. Sinha, W. Ditto, Computing with distributed chaos. Phys. Rev. E 60, 363\u2013377 (1999)","journal-title":"Phys. Rev. E"},{"key":"9343_CR15","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1007\/s10043-011-0027-x","volume":"18","author":"S.L. Yan","year":"2011","unstructured":"S.L. Yan, Chaotic synchronization of two inverse-injection semiconductor lasers for logic gates. Opt. Rev. 18, 42\u201346 (2011)","journal-title":"Opt. Rev."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9343-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-011-9343-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9343-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:01:35Z","timestamp":1558537295000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-011-9343-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8,20]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"alternative-id":["9343"],"URL":"https:\/\/doi.org\/10.1007\/s00034-011-9343-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8,20]]}}}