{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T14:31:19Z","timestamp":1768746679396,"version":"3.49.0"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2011,8,24]],"date-time":"2011-08-24T00:00:00Z","timestamp":1314144000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1007\/s00034-011-9344-3","type":"journal-article","created":{"date-parts":[[2011,8,23]],"date-time":"2011-08-23T20:59:18Z","timestamp":1314133158000},"page":"465-488","source":"Crossref","is-referenced-by-count":24,"title":["High-Performance Mixed-Mode Universal Min-Max Circuits for Nanotechnology"],"prefix":"10.1007","volume":"31","author":[{"given":"Mohammad Hossein","family":"Moaiyeri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reza","family":"Chavoshisani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Jalali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keivan","family":"Navi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omid","family":"Hashemipour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,8,24]]},"reference":[{"key":"9344_CR1","doi-asserted-by":"crossref","first-page":"2351","DOI":"10.1109\/ISCAS.2007.378860","volume-title":"Proc. IEEE International Symposium on Circuits and Systems","author":"K. Abdelhalim","year":"2007","unstructured":"K. Abdelhalim, L. MacEachern, S. Mahmoud, A nanowatt successive approximation ADC with offset correction for implantable sensor applications, in Proc. IEEE International Symposium on Circuits and Systems, May 27\u201330 (2007), pp. 2351\u20132354"},{"issue":"6","key":"9344_CR2","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1080\/00207210701295061","volume":"94","author":"A.K. Abu El-Seoud","year":"2007","unstructured":"A.K. Abu El-Seoud, M. El-Banna, M.A. Hakim, On modelling and characterization of single electron transistor. Int. J. Electron. 94(6), 573\u2013585 (2007)","journal-title":"Int. J. Electron."},{"issue":"1\u20132","key":"9344_CR3","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1023\/A:1008282308028","volume":"14","author":"V. Adler","year":"1997","unstructured":"V. Adler, E.G. Friedman, Delay and power expressions for a CMOS inverter driving a resistive-capacitive load. Analog Integr. Circuits Signal Process. 14(1\u20132), 29\u201339 (1997)","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"9344_CR4","first-page":"246","volume-title":"Proc International Solid-State Circuits Conference","author":"A. Agnes","year":"2008","unstructured":"A. Agnes, E. Bonizzoni, P. Malcovati, F. Maloberti, A 9.4-ENOB 1V 3.8uW 100kS\/s SAR ADC with time-domain comparator, in Proc International Solid-State Circuits Conference, Feb. 3\u20137 (2008), pp. 246\u2013610"},{"key":"9344_CR5","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1145\/1785481.1785521","volume-title":"Proc. 20th Great Lakes Symposium on VLSI","author":"J.S. Ajit","year":"2010","unstructured":"J.S. Ajit, Y.-B. Kim, M. Choi, Performance assessment of analog circuits with carbon nanotube FET (CNFET), in Proc. 20th Great Lakes Symposium on VLSI, May 16\u201318 (2010), pp. 163\u2013166"},{"issue":"8","key":"9344_CR6","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1109\/TCSII.2007.898478","volume":"54","author":"J.R. Angulo","year":"2007","unstructured":"J.R. Angulo, J.E. Molinar-Solis, Sh. Gupta, R.G. Carvajal, A.J. L\u00f3pez-Mart\u00edn, A high-swing, high-speed CMOS WTA using differential flipped voltage followers. IEEE Trans. Circuits Syst. II 54(8), 668\u2013672 (2007)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"9344_CR7","first-page":"2","volume-title":"Proc. International Symposium on Low Power Electronics and Design","author":"A. Balijepalli","year":"2007","unstructured":"A. Balijepalli, S. Sinha, Yu CaoCompact, Modeling of carbon nanotube transistor for early stage process-design exploration, in Proc. International Symposium on Low Power Electronics and Design, Aug. 27\u201329 (2007), pp. 2\u20137"},{"issue":"8","key":"9344_CR8","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1049\/el:20000542","volume":"36","author":"R.G. Carvajal","year":"2000","unstructured":"R.G. Carvajal, J. Martinez-Heredia, J. Ramirez-Angulo, High-speed high-precision Min\/Max circuits in CMOS technology. Electron. Lett. 36(8), 697\u2013699 (2000)","journal-title":"Electron. Lett."},{"key":"9344_CR9","first-page":"909","volume-title":"Proc. IEEE International Instrumentation and Measurement Technology Conference","author":"G. Cho","year":"2009","unstructured":"G. Cho, Y.-B. Kim, F. Lombardi, M. Choi, Performance evaluation of CNFET-based logic gates, in Proc. IEEE International Instrumentation and Measurement Technology Conference, May 5\u20137 (2009), pp. 909\u2013912"},{"issue":"3","key":"9344_CR10","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/81.662705","volume":"45","author":"A. Demosthenous","year":"1998","unstructured":"A. Demosthenous, S. Smedley, J. Taylor, A CMOS analog winner-take-all network for large-scale applications. IEEE Trans. Circuits Syst. I 45(3), 300\u2013304 (1998)","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"9344_CR11","unstructured":"J. Deng, Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45\u00a0nm node and carbon nanotube field effect transistors. Doctoral dissertation, Stanford University, 2007"},{"issue":"12","key":"9344_CR12","doi-asserted-by":"crossref","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J. Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part\u00a0II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"9344_CR13","doi-asserted-by":"crossref","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J. Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part\u00a0I: Model of the intrinsic channel region. IEEE Trans. Electron Devices 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"9344_CR14","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1016\/j.mejo.2009.12.009","volume":"41","author":"R. D\u0142ugosz","year":"2010","unstructured":"R. D\u0142ugosz, T. Tala\u015bka, Low power current-mode binary-tree asynchronous Min\/Max circuit. Microelectron. J. 41(1), 64\u201373 (2010)","journal-title":"Microelectron. J."},{"issue":"2","key":"9344_CR15","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/TNANO.2009.2028343","volume":"9","author":"K. Shabrawy El","year":"2010","unstructured":"K. El\u00a0Shabrawy, K. Maharatna, D. Bagnall, B.M. Al-Hashimi, Modeling SWCNT bandgap and effective mass variation using a Monte Carlo approach. IEEE Trans. Nanotechnol. 9(2), 184\u2013193 (2010)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9344_CR16","first-page":"315","volume-title":"Proc. the 47th International Midwest Symposium on Circuits and Systems","author":"C.J.B. Fayomi","year":"2004","unstructured":"C.J.B. Fayomi, G.W. Roberts, Design and characterization of low-voltage analog switch without the need for clock boosting, in Proc. the 47th International Midwest Symposium on Circuits and Systems, Jul. 25\u201328 (2004), pp. 315\u2013318"},{"key":"9344_CR17","volume-title":"Introduction to CMOS OP-AMPs and Comparators","author":"R. Gregorian","year":"1999","unstructured":"R. Gregorian, Introduction to CMOS OP-AMPs and Comparators (Wiley, New York, 1999)"},{"key":"9344_CR18","first-page":"41","volume-title":"Proc. IEEE International Symposium on Circuits and Systems","author":"Z.S. Gunay","year":"1997","unstructured":"Z.S. Gunay, E. Sanchez-Sinencio, CMOS winner-take-all circuits: a detail comparison, in Proc. IEEE International Symposium on Circuits and Systems, Jun. 9\u201312 (1997), pp. 41\u201344"},{"issue":"14","key":"9344_CR19","doi-asserted-by":"crossref","first-page":"1237","DOI":"10.1049\/el:19930827","volume":"29","author":"Y. He","year":"1993","unstructured":"Y. He, E. Shnchez-Sinencio, Min-net winner-take-all CMOS implementation. Electron. Lett. 29(14), 1237\u20131239 (1993)","journal-title":"Electron. Lett."},{"key":"9344_CR20","unstructured":"S. Ju, Maximum\/minimum value determination apparatus. United States Patent, 5894426, 1999"},{"issue":"2","key":"9344_CR21","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1142\/S0218126607003642","volume":"16","author":"S. Kazemi Nia","year":"2007","unstructured":"S. Kazemi Nia, A. Khoei, Kh. Hadidi, High speed high precision voltage-mode MAX and MIN circuits. J. Circuits Syst. Comput. 16(2), 233\u2013244 (2007)","journal-title":"J. Circuits Syst. Comput."},{"key":"9344_CR22","first-page":"1","volume-title":"Proc. Forum on Specification and Design Languages","author":"T.J. Kazmierski","year":"2009","unstructured":"T.J. Kazmierski, D. Zhou, B.M. Al-Hashimi, HSPICE implementation of a numerically efficient model of CNT transistor, in Proc. Forum on Specification and Design Languages, Sept. 22\u201324 (2009), pp. 1\u20135"},{"issue":"10\u201311","key":"9344_CR23","doi-asserted-by":"crossref","first-page":"942","DOI":"10.1504\/IJNT.2009.027557","volume":"6","author":"P. Keshavarzian","year":"2009","unstructured":"P. Keshavarzian, K. Navi, Universal ternary logic circuit design through carbon nanotube technology. Int. J. Nanotechnol. 6(10\u201311), 942\u2013953 (2009)","journal-title":"Int. J. Nanotechnol."},{"key":"9344_CR24","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/SOCC.2010.5784733","volume-title":"Proc. IEEE International SOC Conference","author":"Y.-B. Kim","year":"2010","unstructured":"Y.-B. Kim, Y.-B. Kim, High speed and low power transceiver design with CNFET and CNT bundle interconnect, in Proc. IEEE International SOC Conference, Sep. (2010), pp. 152\u2013157"},{"key":"9344_CR25","doi-asserted-by":"crossref","first-page":"1130","DOI":"10.1109\/MWSCAS.2009.5235967","volume-title":"Proc. IEEE International Midwest Symposium on Circuits and Systems","author":"Y.B. Kim","year":"2009","unstructured":"Y.B. Kim, Y.-B. Kim, F. Lombardi, Novel design methodology to optimize the speed and power of the CNTFET circuits, in Proc. IEEE International Midwest Symposium on Circuits and Systems, Aug. 2\u20135 (2009), pp. 1130\u20131133"},{"key":"9344_CR26","first-page":"982","volume-title":"Proc. International Conference on Communications, Circuits and Systems","author":"J.-L. Lai","year":"2008","unstructured":"J.-L. Lai, Z.-X. Guan, Y.-T. Chen, C.-F. Tai, R.-J. Chen, Implementation of fuzzy cellular neural network with image sensor in CMOS technology, in Proc. International Conference on Communications, Circuits and Systems, May 25\u201327 (2008), pp. 982\u2013986"},{"key":"9344_CR27","first-page":"168","volume-title":"Proc. IEEE International SoC Design Conference","author":"S. Lin","year":"2008","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, Y.J. Lee, A new SRAM cell design using CNTFETs, in Proc. IEEE International SoC Design Conference, Nov. 24\u201325 (2008), pp. 168\u2013171"},{"key":"9344_CR28","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/MWSCAS.2009.5236063","volume-title":"Proc. IEEE International Midwest Symposium on Circuits and Systems","author":"S. Lin","year":"2009","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, A novel CNFET based ternary logic gate design, in Proc. IEEE International Midwest Symposium on Circuits and Systems, Aug. 2\u20135 (2009), pp. 435\u2013438"},{"issue":"8","key":"9344_CR29","doi-asserted-by":"crossref","first-page":"701","DOI":"10.1109\/82.959874","volume":"48","author":"B. Maundy","year":"2001","unstructured":"B. Maundy, Min\/Max circuit for analog convolutional decoders. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 48(8), 701\u2013705 (2001)","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process."},{"issue":"4","key":"9344_CR30","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","volume":"5","author":"M.H. Moaiyeri","year":"2010","unstructured":"M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET, Circuits Devices Syst. 5(4), 285\u2013296 (2010)","journal-title":"IET, Circuits Devices Syst."},{"issue":"6","key":"9344_CR31","doi-asserted-by":"crossref","first-page":"647","DOI":"10.1080\/00207211003646944","volume":"97","author":"M.H. Moaiyeri","year":"2010","unstructured":"M.H. Moaiyeri, R. Faghih Mirzaee, K. Navi, T. Nikoubin, O. Kavehei, Novel direct designs for 3-input XOR function for low-power and high-speed applications. Int. J. Electron. 97(6), 647\u2013662 (2010)","journal-title":"Int. J. Electron."},{"issue":"1","key":"9344_CR32","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1007\/BF03353650","volume":"3","author":"M.H. Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, R. Faghih Mirzaee, K. Navi, O. Hashemipour, Efficient CNTFET-based ternary full Adder cells for nanoelectronics. Nano-Micro Lett. 3(1), 43\u201350 (2011)","journal-title":"Nano-Micro Lett."},{"issue":"1","key":"9344_CR33","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1016\/j.mejo.2008.08.020","volume":"40","author":"K. Navi","year":"2009","unstructured":"K. Navi, M.H. Moaiyeri, R. Faghih Mirzaee, O. Hashemipour, B. Mazloom Nezhad, Two new low-power full adders based on majority-not gates. Microelectron. J. 40(1), 126\u2013130 (2009)","journal-title":"Microelectron. J."},{"issue":"1","key":"9344_CR34","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/82.659465","volume":"45","author":"I.E. Opris","year":"1998","unstructured":"I.E. Opris, Rail-to-rail multiple-input Min\/Max circuit. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 45(1), 137\u2013140 (1998)","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process."},{"issue":"2","key":"9344_CR35","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1142\/S0218126696000145","volume":"6","author":"Y. Ota","year":"1996","unstructured":"Y. Ota, B.M. Wilamowski, CMOS implementation of a voltage-mode fuzzy Min-Max controller. J. Circuits Syst. Comput. 6(2), 171\u2013184 (1996)","journal-title":"J. Circuits Syst. Comput."},{"issue":"1","key":"9344_CR36","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1007\/s10470-009-9281-2","volume":"61","author":"P. Prommee","year":"2009","unstructured":"P. Prommee, K. Angkeaw, M. Somdunyakanok, K. Dejhan, CMOS-based near zero-offset multiple inputs Max\u2013Min circuits and its applications. Analog Integr. Circuits Signal Process. 61(1), 93\u2013105 (2009)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"1","key":"9344_CR37","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1016\/j.mejo.2010.09.004","volume":"42","author":"P. Prommee","year":"2011","unstructured":"P. Prommee, K. Chattrakun, CMOS WTA maximum and minimum circuits with their applications to analog switch and rectifiers. Microelectron. J. 42(1), 52\u201362 (2011)","journal-title":"Microelectron. J."},{"issue":"5","key":"9344_CR38","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/TCSII.2004.827553","volume":"51","author":"J. Ram\u00edrez-Angulo","year":"2004","unstructured":"J. Ram\u00edrez-Angulo, R. Gonzalez-Carvajal, G.O. Ducoudray, A.J. L\u00f3pez-Mart\u00edn, A. Torralba, New compact CMOS continuous-time low-voltage analog rank-order filter architecture. IEEE Trans. Circuits Syst. 51(5), 257\u2013261 (2004)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"11","key":"9344_CR39","doi-asserted-by":"crossref","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A. Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circuits Syst. 54(11), 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"2","key":"9344_CR40","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A. Roychowdhury","year":"2005","unstructured":"A. Roychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4(2), 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9344_CR41","first-page":"252","volume-title":"Proc. International Symposium on Integrated Circuits","author":"H. Shahidipour","year":"2009","unstructured":"H. Shahidipour, A. Ahmadi, K. Maharatna, Effect of variability in SWCNT-based logic gates, in Proc. International Symposium on Integrated Circuits, Dec. 14\u201316 (2009), pp. 252\u2013255"},{"issue":"7","key":"9344_CR42","doi-asserted-by":"crossref","first-page":"913","DOI":"10.1109\/82.700945","volume":"45","author":"S. Siskos","year":"1998","unstructured":"S. Siskos, S. Vlassis, I. Pitas, Analog implementation of fast Min\/Max filtering. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 45(7), 913\u2013918 (1998)","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process."},{"key":"9344_CR43","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1109\/ECCTD.2009.5274998","volume-title":"Proc. European Conference on Circuit Theory and Design","author":"M. Soleimani","year":"2009","unstructured":"M. Soleimani, A. Khoei, Kh. Hadidi, S. Kazeminia, Design of high-speed high-precision voltage-mode MAX-MIN circuits with low area and low power consumption, in Proc. European Conference on Circuit Theory and Design, Aug. 23\u201327 (2009), pp. 351\u2013354"},{"issue":"6","key":"9344_CR44","doi-asserted-by":"crossref","first-page":"913","DOI":"10.1016\/j.mejo.2011.03.004","volume":"42","author":"M.A. Tehrani","year":"2011","unstructured":"M.A. Tehrani, F. Safaei, M.H. Moaiyeri, K. Navi, Design and implementation of multi-stage interconnection networks using quantum-dot cellular automata. Microelectron. J. 42(6), 913\u2013922 (2011)","journal-title":"Microelectron. J."},{"issue":"6","key":"9344_CR45","doi-asserted-by":"crossref","first-page":"1023","DOI":"10.1016\/S0031-3203(99)00162-4","volume":"33","author":"S. Vlassis","year":"2000","unstructured":"S. Vlassis, K. Doris, S. Siskos, I. Pitas, Analog implementation of erosion\/dilation, median and order statistics filters. Pattern Recognit. 33(6), 1023\u20131032 (2000)","journal-title":"Pattern Recognit."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9344-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-011-9344-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9344-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T14:59:53Z","timestamp":1638370793000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-011-9344-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8,24]]},"references-count":45,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"alternative-id":["9344"],"URL":"https:\/\/doi.org\/10.1007\/s00034-011-9344-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8,24]]}}}