{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,4,4]],"date-time":"2023-04-04T12:29:54Z","timestamp":1680611394184},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,10,19]],"date-time":"2011-10-19T00:00:00Z","timestamp":1318982400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s00034-011-9365-y","type":"journal-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T11:45:06Z","timestamp":1318938306000},"page":"1179-1190","source":"Crossref","is-referenced-by-count":4,"title":["A Novel Decimal Logarithmic Converter Based on First-Order Polynomial Approximation"],"prefix":"10.1007","volume":"31","author":[{"given":"Dongdong","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,10,19]]},"reference":[{"issue":"11","key":"9365_CR1","doi-asserted-by":"crossref","first-page":"1421","DOI":"10.1109\/TC.2003.1244940","volume":"52","author":"K.H. Abed","year":"2003","unstructured":"K.H. Abed, R.E. Siferd, CMOS VLSI implementation of a low-power logarithmic converter. IEEE Trans. Comput. 52(11), 1421\u20131433 (2003)","journal-title":"IEEE Trans. Comput."},{"key":"9365_CR2","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/ISCAS.2008.4541511","volume-title":"Proceedings of 2008 IEEE International Symposium on Circuit and System","author":"D. Chen","year":"2008","unstructured":"D. Chen, Y. Choi, L. Chen, D. Teng, K. Wahid, S. Ko, A novel decimal-to-decimal logarithmic converter, in Proceedings of 2008 IEEE International Symposium on Circuit and System, Seattle, USA (2008), pp. 688\u2013691"},{"key":"9365_CR3","doi-asserted-by":"crossref","first-page":"863","DOI":"10.1109\/PGEC.1965.264080","volume":"14","author":"M. Combet","year":"1965","unstructured":"M. Combet, H. Van Zonneveld, L. Verbeek, Computation of the base two logarithm of binary numbers. IEEE Trans. Electron. Comput. 14, 863\u2013867 (1965)","journal-title":"IEEE Trans. Electron. Comput."},{"key":"9365_CR4","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1109\/ARITH.2003.1207666","volume-title":"Proceedings of 16th IEEE Symposium on Computer Arithmetic","author":"M.F. Cowlishaw","year":"2003","unstructured":"M.F. Cowlishaw, Decimal floating-point: algorithm for computers, in Proceedings of 16th IEEE Symposium on Computer Arithmetic, Washington, USA (2003), pp. 104\u2013111"},{"key":"9365_CR5","doi-asserted-by":"crossref","DOI":"10.1002\/0471741426","volume-title":"Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems","author":"J.-P. Deschamps","year":"2006","unstructured":"J.-P. Deschamps, G.J.A. Bioul, G.D. Sutter, Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems (Wiley, Hoboken, 2006)"},{"key":"9365_CR6","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1109\/ASAP.2003.1212858","volume-title":"Proceedings of 2003 IEEE International Conference on Application-Specific Systems, Architectures, and Processors","author":"M.A. Erle","year":"2003","unstructured":"M.A. Erle, M.J. Schulte, Decimal multiplication via carry-save addition, in Proceedings of 2003 IEEE International Conference on Application-Specific Systems, Architectures, and Processors, The Hague, The Netherlands (2003), pp. 348\u2013358"},{"key":"9365_CR7","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/T-C.1970.222874","volume":"19","author":"E.L. Hall","year":"1970","unstructured":"E.L. Hall, D.D. Lynch, S.J. Dwyer, Generation of products and quotients using approximate binary logarithms for digital filtering applications. IEEE Trans. Comput. 19, 97\u2013105 (1970)","journal-title":"IEEE Trans. Comput."},{"key":"9365_CR8","unstructured":"IEEE, Inc., IEEE 754-2008 Standard for Floating-point Arithmetic (2008)"},{"key":"9365_CR9","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/ACSSC.2006.354758","volume-title":"Proceedings of IEEE 40th Asilomar Conference on Signals, Systems and Computers","author":"T. Lang","year":"2006","unstructured":"T. Lang, A. Nannarelli, A radix-10 combinational multiplier, in Proceedings of IEEE 40th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, USA (2006), pp. 313\u2013317"},{"key":"9365_CR10","doi-asserted-by":"crossref","first-page":"512","DOI":"10.1109\/TEC.1962.5219391","volume":"11","author":"J.N. Mitchell","year":"1962","unstructured":"J.N. Mitchell, Computer multiplication and division using binary logarithms. IRE Trans. Electron. Comput. 11, 512\u2013517 (1962)","journal-title":"IRE Trans. Electron. Comput."},{"key":"9365_CR11","volume-title":"Elementary Functions, Algorithms and Implementation","author":"J.M. Muller","year":"2005","unstructured":"J.M. Muller, Elementary Functions, Algorithms and Implementation (Birkhauser, Boston, 2005)"},{"key":"9365_CR12","first-page":"388","volume-title":"Proceedings of IEEE 42nd Midwest Symposium on Circuits and Systems","author":"S.L. SanGregory","year":"1999","unstructured":"S.L. SanGregory, R.E. Siferd, C. Brother, D. Gallagher, A fast, low-power logarithm approximation with CMOS VLSI implementation, in Proceedings of IEEE 42nd Midwest Symposium on Circuits and Systems. Las Cruces, USA (1999), pp. 388\u2013391"},{"issue":"6","key":"9365_CR13","doi-asserted-by":"crossref","first-page":"826","DOI":"10.1109\/TC.2007.1033","volume":"56","author":"T. Sasao","year":"2007","unstructured":"T. Sasao, S. Nagayama, J.T. Butler, Numerical function generators using LUT cascades. IEEE Trans. Comput. 56(6), 826\u2013838 (2007)","journal-title":"IEEE Trans. Comput."},{"key":"9365_CR14","unstructured":"Xilinx Inc., Xilinx University Program XUPV5-LX110T Development System. Hardware Reference Manual (2009)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9365-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-011-9365-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9365-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:01:35Z","timestamp":1558522895000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-011-9365-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,19]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["9365"],"URL":"https:\/\/doi.org\/10.1007\/s00034-011-9365-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10,19]]}}}