{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T19:44:15Z","timestamp":1648928655527},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,10,27]],"date-time":"2011-10-27T00:00:00Z","timestamp":1319673600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s00034-011-9367-9","type":"journal-article","created":{"date-parts":[[2011,10,26]],"date-time":"2011-10-26T13:12:19Z","timestamp":1319634739000},"page":"1049-1066","source":"Crossref","is-referenced-by-count":7,"title":["Dynamic Partial Reconfigurable FFT for OFDM Based Communication Systems"],"prefix":"10.1007","volume":"31","author":[{"given":"C.","family":"Vennila","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Lakshminarayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,10,27]]},"reference":[{"issue":"2","key":"9367_CR1","doi-asserted-by":"crossref","first-page":"438","DOI":"10.1109\/JPROC.2006.888404","volume":"95","author":"J. Becker","year":"2007","unstructured":"J. Becker, M. Hubner, G. Hettich, R. Constapel, J. Eisenmann, J. Luka, Dynamic and partial FPGA exploitation. Proc. IEEE, 95(2), 438\u2013452 (2007)","journal-title":"Proc. IEEE"},{"key":"9367_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-6100-4","volume-title":"Introduction to Reconfigurable Computing","author":"C. Bobda","year":"2007","unstructured":"C. Bobda, Introduction to Reconfigurable Computing (Springer, Berlin, 2007)"},{"key":"9367_CR3","first-page":"244","volume-title":"IEEE International Conference on Signal Processing Systems","author":"S. Bhandari","year":"2009","unstructured":"S. Bhandari, S. Subbaraman, S. Pujari, R. Mahajan, Real time video processing on FPGA using on the fly partial reconfiguration, in IEEE International Conference on Signal Processing Systems (2009), pp. 244\u2013247"},{"issue":"12","key":"9367_CR4","doi-asserted-by":"crossref","first-page":"1844","DOI":"10.1109\/TCAD.2009.2030446","volume":"28","author":"J. Chen","year":"2009","unstructured":"J. Chen, C.H. Chang, High-level synthesis algorithm for the design of reconfigurable constant multiplier. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 28(12), 1844\u20131856 (2009)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"9367_CR5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IPDPS.2007.370362","volume-title":"IEEE Parallel and Distributed Processing Symposium","author":"C. Claus","year":"2007","unstructured":"C. Claus, F. Muller, J. Zeppenfeld, W. Stechele, A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration, in IEEE Parallel and Distributed Processing Symposium (2007), pp. 1\u20137"},{"key":"9367_CR6","doi-asserted-by":"crossref","first-page":"1935","DOI":"10.1109\/APCCAS.2006.342239","volume-title":"IEEE Asia Pacific Conference on Circuits and Systems","author":"C. Fan","year":"2006","unstructured":"C. Fan, M. Lee, G. Su, Efficient low multiplier cost 256-point FFT design with radix 24-SDF architecture, in IEEE Asia Pacific Conference on Circuits and Systems (2006), pp. 1935\u20131938"},{"issue":"1","key":"9367_CR7","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1049\/el.2010.3055","volume":"47","author":"M. Faust","year":"2011","unstructured":"M. Faust, O. Gustafsson, C.H. Chang, Fast and VLSI efficient binary-to-CSD encoder using bypass signal. IET Electron. Lett., 47(1), 18\u201319 (2011)","journal-title":"IET Electron. Lett."},{"key":"9367_CR8","first-page":"766","volume-title":"Parallel Processing Symposium","author":"S. He","year":"1996","unstructured":"S. He, M. Torkelson, A new approach to pipeline FFT processor, in Parallel Processing Symposium (1996), pp. 766\u2013770"},{"key":"9367_CR9","unstructured":"B. Jackson, Partial reconfiguration design with Planahead 9.2 (v1.1). www.xilinx.com (2007)"},{"issue":"6","key":"9367_CR10","doi-asserted-by":"crossref","first-page":"1497","DOI":"10.1587\/transinf.E93.D.1497","volume":"E93-D","author":"Y. Kim","year":"2010","unstructured":"Y. Kim, K. Cho, J. Chung, X. Huang, Fixed-width group, CSD multiplier design. IEICE Trans. Inf. Syst., E93-D(6), 1497\u20131503 (2010)","journal-title":"IEICE Trans. Inf. Syst."},{"key":"9367_CR11","first-page":"893","volume-title":"International Wireless Communications and Mobile Computing Conference","author":"S. Lee","year":"2006","unstructured":"S. Lee, C. Chen, VLSI implementation of programmable FFT architectures for OFDM communication system, in International Wireless Communications and Mobile Computing Conference (2006), pp. 893\u2013898"},{"key":"9367_CR12","series-title":"LNSI","first-page":"108","volume-title":"KES, Part III, Lecture Notes in Artificial Intelligence","author":"H. Lee","year":"2006","unstructured":"H. Lee, C. Choi, Implementation of a FIR filter on a partial reconfigurable platform, in KES, Part III, Lecture Notes in Artificial Intelligence. LNSI, vol.\u00a04253 (2006), pp. 108\u2013115"},{"issue":"4","key":"9367_CR13","doi-asserted-by":"crossref","first-page":"1206","DOI":"10.1093\/ietfec\/e91-a.4.1206","volume":"E91-A","author":"J. Lee","year":"2008","unstructured":"J. Lee, H. Lee, A high-speed two-parallel radix-24 FFT\/IFFT processor for MB-OFDM UWB systems. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., E91-A(4), 1206\u20131211 (2008)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"9367_CR14","first-page":"1","volume-title":"IEEE Aerospace Conference","author":"E.J. McDonald","year":"2008","unstructured":"E.J. McDonald, Runtime FPGA partial reconfiguration, in IEEE Aerospace Conference (2008), pp.\u00a01\u20137"},{"key":"9367_CR15","first-page":"1","volume-title":"IEEE International Conference on Computing, Communication and Networking","author":"M. Santhi","year":"2008","unstructured":"M. Santhi, S. Arunkumar, G. Praveenkailash, K. Murali, S. Siddharth, G. Lakshminarayanan, A modified radix 24 SDF pipelined OFDM module for FPGA based MB-OFDM UWB systems, in IEEE International Conference on Computing, Communication and Networking (2008), pp.\u00a01\u20135"},{"key":"9367_CR16","first-page":"281","volume-title":"International Symposium on Circuits and Systems","author":"B. Son","year":"2002","unstructured":"B. Son, B. Jo, M. Sunwoo, Y. Kim, A high-speed FFT processor for OFDM systems, in International Symposium on Circuits and Systems, vol.\u00a03 (2002), pp.\u00a0281\u2013284"},{"key":"9367_CR17","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1109\/ACT.2009.107","volume-title":"Advances in Computing, Control, & Telecommunication Technologies","author":"C. Vennila","year":"2009","unstructured":"C. Vennila, G. Lakshminarayanan, S. Tungala, Design of reconfigurable UWB transmitter to implement multi-rate MB-OFDM UWB wireless system, in Advances in Computing, Control, & Telecommunication Technologies (2009), pp. 411\u2013413"},{"issue":"2","key":"9367_CR18","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1109\/TCSI.2007.913707","volume":"55","author":"F. Xu","year":"2008","unstructured":"F. Xu, C.H. Chang, C.C. Jong, Contention resolution\u2014a new approach to versatile sub expressions sharing in multiple constant multiplications. IEEE Trans. Circuits Syst. I, Regul. Pap., 55(2), 559\u2013571 (2008)","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"issue":"3","key":"9367_CR19","doi-asserted-by":"crossref","first-page":"864","DOI":"10.1109\/TSP.2002.806904","volume":"51","author":"W. Yeh","year":"2003","unstructured":"W. Yeh, C. Jen, High-speed and low-power split-radix FFT. IEEE Trans. Signal Process., 51(3), 864\u2013874 (2003)","journal-title":"IEEE Trans. Signal Process."},{"key":"9367_CR20","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1109\/ReConFig.2008.56","volume-title":"International Conference on Reconfigurable Computing and FPGAs","author":"B. Zhou","year":"2008","unstructured":"B. Zhou, D. Hwang, Implementations and optimizations of pipeline FFTs on Xilinx FPGAs, in International Conference on Reconfigurable Computing and FPGAs (2008), pp. 325\u2013330"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9367-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-011-9367-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-011-9367-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:01:35Z","timestamp":1558522895000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-011-9367-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,27]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["9367"],"URL":"https:\/\/doi.org\/10.1007\/s00034-011-9367-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10,27]]}}}