{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:09:12Z","timestamp":1775066952807,"version":"3.50.1"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2012,3,3]],"date-time":"2012-03-03T00:00:00Z","timestamp":1330732800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s00034-012-9395-0","type":"journal-article","created":{"date-parts":[[2012,3,5]],"date-time":"2012-03-05T06:46:34Z","timestamp":1330929994000},"page":"1765-1785","source":"Crossref","is-referenced-by-count":23,"title":["Efficient Implementations for AES Encryption and Decryption"],"prefix":"10.1007","volume":"31","author":[{"given":"Rashmi Ramesh","family":"Rachh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. V. Ananda","family":"Mohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. S.","family":"Anami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,3,3]]},"reference":[{"key":"9395_CR1","unstructured":"Advanced encryption standard (AES), Federal Information Processing Standards Publications FIPS 197. http:\/\/csrc.nist.gov\/publication\/fips-197.pdf , November 2001"},{"key":"9395_CR2","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1007\/3-540-45439-X_15","volume-title":"Proc. Information Security Conference","author":"P. Chodowiec","year":"2001","unstructured":"P. Chodowiec, K. Gaj, P. Bellows, B. Schott, Experimental testing of the gigabit IPSec-compliant implementations of Rijndael and triple DES using SLAAC-1V FPGA accelerator board, in Proc. Information Security Conference, Malaga (2001), pp. 220\u2013234"},{"key":"9395_CR3","volume-title":"4th International Conference on Information & Communications Technology","author":"M. Fayed","year":"2006","unstructured":"M. Fayed, M. El-Kharashi, F. Watheq Gebali, A high-speed, fully-pipelined VLSI architecture for real-time AES, in 4th International Conference on Information & Communications Technology (2006)"},{"key":"9395_CR4","series-title":"Lecture Notes in Computer Science","first-page":"319","volume-title":"Cryptographic hardware and Embedded Systems\u2014CHES 2003, 5th International Workshop","author":"K. Gaj","year":"2003","unstructured":"K. Gaj, P. Chodowiec, Very compact FPGA implementation of AES algorithm, in Cryptographic hardware and Embedded Systems\u2014CHES 2003, 5th International Workshop, Germany. Lecture Notes in Computer Science, vol. 2779 (2003), pp. 319\u2013333"},{"issue":"7","key":"9395_CR5","doi-asserted-by":"crossref","first-page":"1477","DOI":"10.1109\/TCSI.2006.875179","volume":"53","author":"T. Good","year":"2006","unstructured":"T. Good, M. Benaissa, Very small FPGA application specific instruction processor AES. IEEE Trans. Circuits Syst. 53(7), 1477\u20131486 (2006)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9395_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1049\/iet-ifs:20060059","volume":"1","author":"T. Good","year":"2007","unstructured":"T. Good, M. Benaissa, Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment). IET Proc. Inf. Secur. 1, 1\u201310 (2007)","journal-title":"IET Proc. Inf. Secur."},{"issue":"3","key":"9395_CR7","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/LES.2010.2052401","volume":"2","author":"I. Hammad","year":"2010","unstructured":"I. Hammad, K. Sankary, E. El-Masry, High-speed AES encryptor with efficient merging techniques. IEEE Embed. Syst. Lett. 2(3), 67\u201371 (2010)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"9395_CR8","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/FCCM.2004.1","volume-title":"12th Annual Symposium on Field-Programmable Custom Computing Machines, FCCM 2004","author":"A. Hodjat","year":"2004","unstructured":"A. Hodjat, I. Verbauwhede, A 21.54 Gbps fully pipelined AES coprocessor on FPGA, in 12th Annual Symposium on Field-Programmable Custom Computing Machines, FCCM 2004 (2004), pp. 308\u2013309"},{"key":"9395_CR9","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TC.2006.49","volume":"55","author":"A. Hodjat","year":"2006","unstructured":"A. Hodjat, I. Verbauwhede, Area-throughput trade-offs for fully pipe-lined 30 to 70 Gbits\/s AES processors. IEEE Trans. Comput. 55, 366\u2013372 (2006)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"9395_CR10","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/TCSI.2005.859052","volume":"5","author":"S.F. Hsiao","year":"2006","unstructured":"S.F. Hsiao, M.C. Chen, C.S. Tu, Memory-free low cost design of advanced encryption standard using common subexpression elimination for subfunctions in transformations. IEEE Trans. Circuits Syst. I, Regul. Pap. 5(3), 615\u2013626 (2006)","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"key":"9395_CR11","doi-asserted-by":"crossref","first-page":"1109","DOI":"10.1142\/S0218126610006633","volume":"19","author":"Y.S. Jeon","year":"2010","unstructured":"Y.S. Jeon, Y.J. Kim, D.H. Lee, A compact memory-free architecture for the AES algorithm using resource sharing methods. J. Circuits Syst. Comput. 19, 1109\u20131130 (2010)","journal-title":"J. Circuits Syst. Comput."},{"key":"9395_CR12","first-page":"147","volume-title":"Proc. IEEE Custom Integrated Circuit Conference","author":"H. Kuo","year":"2002","unstructured":"H. Kuo, I. Verbauhede, P. Schaumont, A 2.29 Gb\/s, 56 mW non-pipelined Rijndael AES encryption IC in a 1.8 V, 0.18 \u03bcm CMOS technology, in Proc. IEEE Custom Integrated Circuit Conference (2002), pp. 147\u2013150"},{"key":"9395_CR13","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1145\/1366110.1366128","volume-title":"GLSVLSI\u201908: Proceedings of the 18th ACM Great Lakes Symposium on VLSI","author":"R. Liu","year":"2008","unstructured":"R. Liu, K.K. Parhi, Fast composite field S-box architectures for advanced encryption standard, in GLSVLSI\u201908: Proceedings of the 18th ACM Great Lakes Symposium on VLSI (ACM, New York, 2008), pp. 65\u201370"},{"key":"9395_CR14","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1023\/A:1023252403567","volume":"34","author":"M. McLoone","year":"2003","unstructured":"M. McLoone, J.V. McCanny, Rijndael FPGA implementation utilizing look-up tables. J. VLSI Signal Process. 34, 261\u2013275 (2003)","journal-title":"J. VLSI Signal Process."},{"key":"9395_CR15","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/ICCD.2002.1106754","volume-title":"Proc. IEEE International Conference on Computer Design","author":"S. Morioka","year":"2002","unstructured":"S. Morioka, A. Satoh, A 10 Gbps Full-AES crypto design with a twisted-BDD S-box architecture, in Proc. IEEE International Conference on Computer Design, Freiburg, Germany (2002), pp. 98\u2013103"},{"key":"9395_CR16","unstructured":"E.N.C. Mui, Practical implementation of Rijndael S-box using Combinational logic. www.xess.com\/projects\/Rijndael_Sbox.pdf . Cached page"},{"key":"9395_CR17","first-page":"3294","volume-title":"Proc. IEEE International Symposium on Circuits and Systems","author":"R.R. Rachh","year":"2008","unstructured":"R.R. Rachh, P.V.A. Mohan, Implementation of AES S-boxes using combinational logic, in Proc. IEEE International Symposium on Circuits and Systems, Seattle, Washington (2008), pp. 3294\u20133297"},{"key":"9395_CR18","first-page":"1","volume-title":"Proc. IEEE TENCON","author":"R.R. Rachh","year":"2009","unstructured":"R.R. Rachh, P.V.A. Mohan, B.S. Anami, Efficient implementations of AES S-box and inverse S-box, in Proc. IEEE TENCON, Singapore (2009), pp. 1\u20136"},{"key":"9395_CR19","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/ITCC.2004.1286716","volume-title":"Proc. of the International Conference on Information Technology: Coding and Computing","author":"G. Rouvroy","year":"2004","unstructured":"G. Rouvroy, F. Standaert, J. Legat, J.-J. Quisquater, Compact and efficient encryption\/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications, in Proc. of the International Conference on Information Technology: Coding and Computing (2004), pp. 583\u2013587"},{"key":"9395_CR20","first-page":"171","volume-title":"Proc. Cryptographic Hardware Embedded Systems","author":"A. Rudra","year":"2001","unstructured":"A. Rudra, J.R. Rao, P. Rohatgi, Efficient implementation of Rijndael encryption with composite field arithmetic, in Proc. Cryptographic Hardware Embedded Systems, Paris, France (2001), pp. 171\u2013184"},{"key":"9395_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"A. Satoh, S. Morioka, K. Takano, A compact Rijndael hardware architecture with S box optimization, in ASIACRYPT 2001. Lecture Notes in Computer Science, vol. 2248 (2001), pp. 239\u2013254"},{"key":"9395_CR22","first-page":"868","volume-title":"Proc. IEEE Conference on Computer and Information Technology","author":"T. Vinh","year":"2008","unstructured":"T. Vinh, J. Park, Y. Kim, K. Kim, An FPGA implementation of 30 Gbps security module for GPON systems, in Proc. IEEE Conference on Computer and Information Technology (2008), pp. 868\u2013872"},{"key":"9395_CR23","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TVLSI.2009.2013231","volume":"18","author":"M.Y. Wang","year":"2010","unstructured":"M.Y. Wang, C.P. Su, C.L. Horng, C.W. Wu, C.T. Huang, Single- and multi-core configurable AES architectures for flexible security. IEEE Trans. VLSI Syst. 18, 541\u2013552 (2010)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"9395_CR24","series-title":"LNCS","first-page":"67","volume-title":"Proc. Cryptographer\u2019s Track at the RSA Conference","author":"J. Wolkerstorfer","year":"2002","unstructured":"J. Wolkerstorfer, E. Oswald, M. Lamberger, An ASIC implementation of the AES S-boxes, in Proc. Cryptographer\u2019s Track at the RSA Conference. LNCS, vol. 2271 (Springer, Berlin, 2002), pp. 67\u201378"},{"key":"9395_CR25","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/ASQED.2010.5548317","volume-title":"Proc. IEEE 2nd Asia Symposium on Quality Electronic Design","author":"M.M. Wong","year":"2010","unstructured":"M.M. Wong, M.L.D. Wong, A high throughput low power compact AES S-box implementation using composite field arithmetic and algebraic normal representation, in Proc. IEEE 2nd Asia Symposium on Quality Electronic Design (2010), pp. 318\u2013323"},{"key":"9395_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"575","DOI":"10.1007\/978-3-540-30117-2_59","volume-title":"Proc. International Conference on Field Programmable Logic and Applications","author":"J. Zambreno","year":"2004","unstructured":"J. Zambreno, D. Nguyen, A. Choudhary, Exploring area\/delay trade-offs in an AES FPGA implementation, in Proc. International Conference on Field Programmable Logic and Applications, Antwerp, Belgium. Lecture Notes in Computer Science, vol. 3203 (2004), pp. 575\u2013585"},{"issue":"4","key":"9395_CR27","first-page":"1477","volume":"2","author":"X. Zhang","year":"2002","unstructured":"X. Zhang, K.K. Parhi, Implementation approaches for the AES algorithm. IEEE Circuits Syst. Mag. 2(4), 1477\u20131486 (2002)","journal-title":"IEEE Circuits Syst. Mag."},{"issue":"9","key":"9395_CR28","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X. Zhang","year":"2004","unstructured":"X. Zhang, K.K. Parhi, High speed VLSI architectures for AES algorithm. IEEE Trans. VLSI Syst. 12(9), 957\u2013967 (2004)","journal-title":"IEEE Trans. VLSI Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9395-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-012-9395-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9395-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,24]],"date-time":"2019-06-24T22:34:08Z","timestamp":1561415648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-012-9395-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3,3]]},"references-count":28,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["9395"],"URL":"https:\/\/doi.org\/10.1007\/s00034-012-9395-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3,3]]}}}