{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:25:20Z","timestamp":1758709520832},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2012,4,10]],"date-time":"2012-04-10T00:00:00Z","timestamp":1334016000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s00034-012-9409-y","type":"journal-article","created":{"date-parts":[[2012,4,9]],"date-time":"2012-04-09T15:29:37Z","timestamp":1333985377000},"page":"1615-1629","source":"Crossref","is-referenced-by-count":2,"title":["An LMI-Based Method for Reference Spur Reduction in Charge-Pump Phase-Locked Loops Containing Loop Delay"],"prefix":"10.1007","volume":"31","author":[{"given":"Yu-Cheng","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan-Ren","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,4,10]]},"reference":[{"key":"9409_CR1","volume-title":"CMOS PLLs and VCOs for 4 G Wireless","author":"A. Aktas","year":"2004","unstructured":"A. Aktas, M. Ismail, CMOS PLLs and VCOs for 4 G Wireless (Springer, Norwell, 2004)"},{"key":"9409_CR2","unstructured":"D. Banerjee, PLL performance, simulation, and design. National Semiconductor (2012), http:\/\/www.national.com\/en\/clock_timing\/pll_designbook.html"},{"key":"9409_CR3","doi-asserted-by":"crossref","DOI":"10.1137\/1.9781611970777","volume-title":"Linear Matrix Inequalities in System and Control Theory","author":"S. Boyd","year":"1994","unstructured":"S. Boyd, L. EL Ghaoui, E. Feron, V. Balakrishnan, Linear Matrix Inequalities in System and Control Theory (SIAM, Philadelphia, 1994)"},{"key":"9409_CR4","doi-asserted-by":"crossref","first-page":"822","DOI":"10.1109\/TCSII.2006.880030","volume":"53","author":"C.T. Charles","year":"2006","unstructured":"C.T. Charles, D.J. Allstot, A calibrated phase\/frequency detector for reference spur reduction in charge-pump PLLs. IEEE Trans. Circuits Syst. II, Express Briefs 53, 822\u2013826 (2006)","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"key":"9409_CR5","doi-asserted-by":"crossref","first-page":"2225","DOI":"10.1109\/CCA.2010.5611291","volume-title":"2010 IEEE Multi-conference on Systems and Control","author":"Y.C. Chen","year":"2010","unstructured":"Y.C. Chen, F.R. Chang, Y.S. Chou, Loop filter design for third-order charge-pump PLL using linearized discrete-time model, in 2010 IEEE Multi-conference on Systems and Control, Sep. 2010, Yokohama, Japan (2010), pp. 2225\u20132230"},{"issue":"9","key":"9409_CR6","doi-asserted-by":"crossref","first-page":"843","DOI":"10.1109\/TCSII.2006.879100","volume":"53","author":"S. Cheng","year":"2006","unstructured":"S. Cheng, H. Tong, J.S. Martinez, A.I. Karsilayan, Design and analysis of an ultrahigh-speed glitch-free fully differential charge pump with minimum output current variation and accurate matching. IEEE Trans. Circuits Syst. II, Express Briefs 53(9), 843\u2013847 (2006)","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"key":"9409_CR7","unstructured":"J. Choi, W. Kim, K. Lim, A spur suppression technique using an edge-interpolator for a charge-pump PLL. IEEE Trans. VLSI Syst. (2011)"},{"key":"9409_CR8","first-page":"3611","volume-title":"Proc. IEEE Conf. Decision Control","author":"M.C. Oliveira de","year":"1999","unstructured":"M.C. de Oliveira, J.C. Geromel, J. Bernussou, An LMI optimization approach to multiobjective controller design for discrete-time systems, in Proc. IEEE Conf. Decision Control (1999), pp. 3611\u20133616"},{"issue":"9","key":"9409_CR9","doi-asserted-by":"crossref","first-page":"1809","DOI":"10.1109\/JSSC.2010.2053094","volume":"45","author":"X. Gao","year":"2010","unstructured":"X. Gao et al., Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector. IEEE J. Solid-State Circuits 45(9), 1809\u20131821 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"9409_CR10","doi-asserted-by":"crossref","first-page":"2967","DOI":"10.1109\/JSSC.2008.2006225","volume":"43","author":"S.L.J. Gierkink","year":"2008","unstructured":"S.L.J. Gierkink, Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump. IEEE J. Solid-State Circuits 43(12), 2967\u20132976 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"9409_CR11","doi-asserted-by":"crossref","first-page":"1393","DOI":"10.1109\/31.14463","volume":"35","author":"J.P. Hein","year":"1988","unstructured":"J.P. Hein, J.W. Scott, z-Domain model for discrete-time PLL\u2019s. IEEE Trans. Circuits Syst. 35(11), 1393\u20131400 (1988)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"10","key":"9409_CR12","doi-asserted-by":"crossref","first-page":"1767","DOI":"10.1109\/JSSC.2003.817601","volume":"38","author":"F. Herzel","year":"2003","unstructured":"F. Herzel, G. Fischer, H. Gustat, An integrated CMOS RF synthesizer for 802.11a wireless LAN. IEEE J. Solid-State Circuits 38(10), 1767\u20131770 (2003)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9409_CR13","first-page":"555","volume-title":"Proc. IEEE Custom Integrated Circuits Conf.","author":"A. Kral","year":"1998","unstructured":"A. Kral, F. Behbahani, A.A. Abidi, RF-CMOS oscillators with switched tuning, in Proc. IEEE Custom Integrated Circuits Conf., May 1998, pp. 555\u2013558"},{"issue":"3","key":"9409_CR14","doi-asserted-by":"crossref","first-page":"526","DOI":"10.1109\/TCSI.2005.858322","volume":"53","author":"C. Kuo","year":"2006","unstructured":"C. Kuo, J. Chang, S. Liu, A spur-reduction technique for a 5-GHz frequency synthesizer. IEEE Trans. Circuits Syst. I, Regul. Pap. 53(3), 526\u2013533 (2006)","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"issue":"8","key":"9409_CR15","doi-asserted-by":"crossref","first-page":"653","DOI":"10.1109\/TCSII.2007.896938","volume":"54","author":"C. Liang","year":"2007","unstructured":"C. Liang, H. Chen, S. Liu, Spur-suppression techniques for frequency synthesizers. IEEE Trans. Circuits Syst. II, Express Briefs 54(8), 653\u2013657 (2007)","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"issue":"2","key":"9409_CR16","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1109\/JSSC.2007.914283","volume":"43","author":"C.F. Liang","year":"2008","unstructured":"C.F. Liang, S.H. Chen, S.I. Liu, A digital calibration technique for charge pumps in phase-locked systems. IEEE J. Solid-State Circuits 43(2), 390\u2013398 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"9409_CR17","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1109\/4.910481","volume":"36","author":"T.H. Lin","year":"2001","unstructured":"T.H. Lin, W.J. Kaiser, A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop. IEEE J. Solid-State Circuits 36(3), 424\u2013431 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9409_CR18","doi-asserted-by":"crossref","first-page":"1375","DOI":"10.1109\/JSSC.2002.803935","volume":"37","author":"M. Mansuri","year":"2002","unstructured":"M. Mansuri, C.-K. Ken Yang, Jitter optimization based on phase locked loop design parameters. IEEE J. Solid-State Circuits 37, 1375\u20131382 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9409_CR19","first-page":"193","volume-title":"IEEE Proc. 51st Midwest Symposium on Circuits and Systems (MWSCAS)","author":"S. Mei","year":"2008","unstructured":"S. Mei, Analysis of charge pump phase locked loop in the presence of loop delay and deterministic noise, in IEEE Proc. 51st Midwest Symposium on Circuits and Systems (MWSCAS) (2008), pp. 193\u2013196"},{"issue":"5","key":"9409_CR20","doi-asserted-by":"crossref","first-page":"795","DOI":"10.1109\/JSSC.2004.826311","volume":"39","author":"Y. Moon","year":"2004","unstructured":"Y. Moon, Y.S. Park, N. Kim, G. Ahn, H.J. Shin, D.K. Jeong, A quad 0.6\u20133.2 Gb\/s\/channel interference-free CMOS transceiver for backplane serial link. IEEE J. Solid-State Circuits 39(5), 795\u2013803 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9409_CR21","unstructured":"National Semiconductor Corp., An analysis and performance evaluation of a passive filter design technique for charge pump PLL\u2019s. Application note 1001 (2001)"},{"key":"9409_CR22","first-page":"395","volume-title":"Proc. 1997 IEEE Custom Integrated Circuits Conf.","author":"B. Razavi","year":"1997","unstructured":"B. Razavi, Challenges in the design of frequency synthesizers for wireless applications, in Proc. 1997 IEEE Custom Integrated Circuits Conf., May 1997, pp. 395\u2013402"},{"key":"9409_CR23","volume-title":"CMOS PLL Synthesizers: Analysis and Design","author":"K. Shu","year":"2005","unstructured":"K. Shu, E. Sanchez-Sinencio, CMOS PLL Synthesizers: Analysis and Design (Springer, New York, 2005)"},{"issue":"10","key":"9409_CR24","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1109\/TCSI.2005.852934","volume":"52","author":"Z. Wang","year":"2005","unstructured":"Z. Wang, An analysis of charge-pump phase-locked loops. IEEE Trans. Circuits Syst. I, Regul. Pap. 52(10), 2128\u20132138 (2005)","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"issue":"2","key":"9409_CR25","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/JSSC.2008.2010792","volume":"44","author":"T. Wu","year":"2009","unstructured":"T. Wu, P.K. Hanumolu, K. Mayaram, U. Moon, Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers. IEEE J. Solid-State Circuits 44(2), 427\u2013435 (2009)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9409-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-012-9409-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9409-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:01:36Z","timestamp":1558537296000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-012-9409-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4,10]]},"references-count":25,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["9409"],"URL":"https:\/\/doi.org\/10.1007\/s00034-012-9409-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,10]]}}}