{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T19:43:18Z","timestamp":1771011798892,"version":"3.50.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2012,4,18]],"date-time":"2012-04-18T00:00:00Z","timestamp":1334707200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s00034-012-9413-2","type":"journal-article","created":{"date-parts":[[2012,4,17]],"date-time":"2012-04-17T15:08:59Z","timestamp":1334675339000},"page":"1631-1652","source":"Crossref","is-referenced-by-count":71,"title":["Design and Evaluation of CNFET-Based Quaternary Circuits"],"prefix":"10.1007","volume":"31","author":[{"given":"Mohammad Hossein","family":"Moaiyeri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keivan","family":"Navi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omid","family":"Hashemipour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,4,18]]},"reference":[{"key":"9413_CR1","first-page":"909","volume-title":"Proc IEEE International Instrumentation and Measurement Technology Conference","author":"G. Cho","year":"2009","unstructured":"G. Cho, Y.-B. Kim, F. Lombardi, M. Choi, Performance evaluation of CNFET-based logic gates, in Proc IEEE International Instrumentation and Measurement Technology Conference, 5\u20137 May (2009), pp. 909\u2013912"},{"issue":"6","key":"9413_CR2","doi-asserted-by":"crossref","first-page":"1480","DOI":"10.1109\/TED.2006.874751","volume":"53","author":"R.C.G. Silva Da","year":"2006","unstructured":"R.C.G. Da Silva, H. Boudinov, L. Carro, A\u00a0novel voltage-mode CMOS quaternary logic design. IEEE Trans. Electron Devices 53(6), 1480\u20131483 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"9413_CR3","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1109\/ISMVL.2010.32","volume-title":"Proc. IEEE International Symposium on Multiple-Valued Logic","author":"S.R.P.R. Datla","year":"2010","unstructured":"S.R.P.R. Datla, M.A. Thornton, Quaternary voltage-mode logic cells and fixed-point multiplication circuits, in Proc. IEEE International Symposium on Multiple-Valued Logic, 26\u201328 May (2010), pp. 128\u2013133"},{"key":"9413_CR4","unstructured":"J. Deng, Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors. Doctoral Dissertation. Stanford University, 2007"},{"issue":"12","key":"9413_CR5","doi-asserted-by":"crossref","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J. Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A\u00a0compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part\u00a0I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"12","key":"9413_CR6","doi-asserted-by":"crossref","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J. Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A\u00a0compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part\u00a0II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"9413_CR7","first-page":"340","volume-title":"Proc 17th NORCHIP Conference","author":"E. Dubrova","year":"1999","unstructured":"E. Dubrova, Multiple-valued logic in VLSI: challenges and opportunities, in Proc 17th NORCHIP Conference, Nov. (1999), pp. 340\u2013350"},{"issue":"2","key":"9413_CR8","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/JSSC.1985.1052354","volume":"20","author":"A. Hueng","year":"1985","unstructured":"A. Hueng, H.T. Mouftah, Depletion\/enhancement CMOS for a low power family of three-valued logic circuits. IEEE J. Solid-State Circuits 20(2), 609\u2013616 (1985)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"9413_CR9","doi-asserted-by":"crossref","first-page":"1160","DOI":"10.1109\/TC.1984.1676392","volume":"33","author":"S.L. Hurst","year":"1984","unstructured":"S.L. Hurst, Multiple-valued logic\u2014its status and its future. IEEE Trans. Comput. 33(12), 1160\u20131179 (1984)","journal-title":"IEEE Trans. Comput."},{"issue":"10\u201311","key":"9413_CR10","doi-asserted-by":"crossref","first-page":"942","DOI":"10.1504\/IJNT.2009.027557","volume":"6","author":"P. Keshavarzian","year":"2009","unstructured":"P. Keshavarzian, K. Navi, Universal ternary logic circuit design through carbon nanotube technology. Int. J. Nanotechnol. 6(10\u201311), 942\u2013953 (2009)","journal-title":"Int. J. Nanotechnol."},{"issue":"3","key":"9413_CR11","doi-asserted-by":"crossref","first-page":"93","DOI":"10.4313\/TEEM.2010.11.3.093","volume":"11","author":"Y.-B. Kim","year":"2010","unstructured":"Y.-B. Kim, Challenges for nanoscale MOSFETs and emerging nanoelectronics. Trans. Electr. Electron. Mater. 11(3), 93\u2013105 (2010)","journal-title":"Trans. Electr. Electron. Mater."},{"key":"9413_CR12","doi-asserted-by":"crossref","first-page":"1130","DOI":"10.1109\/MWSCAS.2009.5235967","volume-title":"Proc IEEE International Midwest Symposium on Circuits and Systems","author":"Y.B. Kim","year":"2009","unstructured":"Y.B. Kim, Y.-B. Kim, F. Lombardi, Novel design methodology to optimize the speed and power of the CNTFET circuits, in Proc IEEE International Midwest Symposium on Circuits and Systems, 2\u20135 Aug. (2009), pp. 1130\u20131133"},{"issue":"46","key":"9413_CR13","doi-asserted-by":"crossref","first-page":"11424","DOI":"10.1021\/jp012085b","volume":"105","author":"Y. Li","year":"2001","unstructured":"Y. Li, W. Kim, Y. Zhang, M. Rolandi, D. Wang, Growth of single-walled carbon nanotubes from discrete catalytic nanoparticles of various sizes. J. Phys. Chem. B 105(46), 11424\u201311431 (2001)","journal-title":"J. Phys. Chem. B"},{"issue":"1","key":"9413_CR14","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/TNANO.2008.2004706","volume":"8","author":"A. Lin","year":"2009","unstructured":"A. Lin, N. Patil, K. Ryu, A. Badmaev, L.G. De Arco, C. Zhou, S. Mitra, H.-S.P. Wong, Threshold voltage and on\u2013off ratio tuning for multiple-tube carbon nanotube FETs. IEEE Trans. Nanotechnol. 8(1), 4\u20139 (2009)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9413_CR15","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/MWSCAS.2009.5236063","volume-title":"Proc IEEE International Midwest Symposium on Circuits and Systems","author":"S. Lin","year":"2009","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, A\u00a0novel CNFET based ternary logic gate design, in Proc IEEE International Midwest Symposium on Circuits and Systems, 2\u20135 Aug. (2009), pp. 435\u2013438"},{"issue":"2","key":"9413_CR16","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1016\/j.vlsi.2010.01.003","volume":"43","author":"S. Lin","year":"2010","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, Design and analysis of a 32\u00a0nm PVT tolerant CMOS SRAM cell for low leakage and high stability. Integr. VLSI J. 43(2), 176\u2013187 (2010)","journal-title":"Integr. VLSI J."},{"issue":"2","key":"9413_CR17","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S. Lin","year":"2011","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"1","key":"9413_CR18","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/TNANO.2002.1005429","volume":"1","author":"P.L. McEuen","year":"2002","unstructured":"P.L. McEuen, M. Fuhrer, H. Park, Single-walled carbon nanotube electronics. IEEE Trans. Nanotechnol. 1(1), 78\u201385 (2002)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"4","key":"9413_CR19","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","volume":"5","author":"M.H. Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5(4), 285\u2013296 (2011)","journal-title":"IET Circuits Devices Syst."},{"issue":"2","key":"9413_CR20","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1007\/s00034-011-9344-3","volume":"31","author":"M.H. Moaiyeri","year":"2012","unstructured":"M.H. Moaiyeri, R. Chavoshisani, A. Jalali, K. Navi, O. Hashemipour, High-performance mixed-mode universal min-max circuits for nanotechnology. Circuits Syst. Signal Process. 31(2), 465\u2013488 (2012)","journal-title":"Circuits Syst. Signal Process."},{"key":"9413_CR21","first-page":"285","volume-title":"Proc. International Symposium on Multiple Valued Logic","author":"H.T. Mouftah","year":"1974","unstructured":"H.T. Mouftah, I.B. Jordan, Integrated circuits for ternary logic, in Proc. International Symposium on Multiple Valued Logic, May (1974), pp. 285\u2013302"},{"issue":"6","key":"9413_CR22","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1049\/ip-g-1.1982.0047","volume":"129","author":"H.T. Mouftah","year":"1982","unstructured":"H.T. Mouftah, K.C. Smith, Injected voltage low-power CMOS for 3-valued logic. IEE Proc. G, Electron. Circuits Syst. 129(6), 270\u2013272 (1982)","journal-title":"IEE Proc. G, Electron. Circuits Syst."},{"issue":"1","key":"9413_CR23","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1016\/j.mejo.2008.08.020","volume":"40","author":"K. Navi","year":"2009","unstructured":"K. Navi, M.H. Moaiyeri, R. Faghih Mirzaee, O. Hashemipour, B. Mazloom Nezhad, Two new low-power full adders based on majority-not gates. Microelectron. J. 40(1), 126\u2013130 (2009)","journal-title":"Microelectron. J."},{"issue":"1","key":"9413_CR24","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1016\/j.fss.2011.06.006","volume":"185","author":"K. Navi","year":"2011","unstructured":"K. Navi, A. Doostaregan, M.H. Moaiyeri, O. Hashemipour, A\u00a0hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders. Fuzzy Sets Syst. 185(1), 111\u2013124 (2011)","journal-title":"Fuzzy Sets Syst."},{"issue":"8","key":"9413_CR25","doi-asserted-by":"crossref","first-page":"1368","DOI":"10.1063\/1.1650554","volume":"84","author":"Y. Ohno","year":"2004","unstructured":"Y. Ohno, S. Kishimoto, T. Mizutani, T. Okazaki, H. Shinohara, Chirality assignment of individual single-walled carbon nanotubes in carbon nanotube field-effect transistors by micro-photocurrent spectroscopy. Appl. Phys. Lett. 84(8), 1368\u20131370 (2004)","journal-title":"Appl. Phys. Lett."},{"issue":"4","key":"9413_CR26","doi-asserted-by":"crossref","first-page":"744","DOI":"10.1109\/TNANO.2010.2076323","volume":"10","author":"N. Patil","year":"2011","unstructured":"N. Patil, A. Lin, J. Zhang, H. Wei, K. Anderson, H.-S.P. Wong, S. Mitra, Scalable carbon nanotube computational and storage circuits immune to metallic and mispositioned carbon nanotubes. IEEE Trans. Nanotechnol. 10(4), 744\u2013750 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"9413_CR27","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A. Raychowdhury","year":"2005","unstructured":"A. Raychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4(2), 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"11","key":"9413_CR28","doi-asserted-by":"crossref","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A. Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circuits Syst. 54(11), 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9413_CR29","first-page":"252","volume-title":"Proc International Symposium on Integrated Circuits","author":"H. Shahidipour","year":"2009","unstructured":"H. Shahidipour, A. Ahmadi, K. Maharatna, Effect of variability in SWCNT-based logic gates, in Proc International Symposium on Integrated Circuits, 14\u201316 Dec. (2009), pp. 252\u2013255"},{"issue":"12","key":"9413_CR30","doi-asserted-by":"crossref","first-page":"2107","DOI":"10.1016\/S0026-2714(00)00013-5","volume":"40","author":"A. Srivastava","year":"2000","unstructured":"A. Srivastava, Back gate bias method of threshold voltage control for the design of low voltage CMOS ternary logic circuits. Microelectron. Reliab. 40(12), 2107\u20132110 (2000)","journal-title":"Microelectron. Reliab."},{"issue":"1","key":"9413_CR31","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1155\/1996\/94696","volume":"4","author":"A. Srivastava","year":"1996","unstructured":"A. Srivastava, K. Venkatapathy, Design and implementation of a low power ternary full adder. VLSI Des. 4(1), 75\u201378 (1996)","journal-title":"VLSI Des."},{"issue":"6","key":"9413_CR32","doi-asserted-by":"crossref","first-page":"913","DOI":"10.1016\/j.mejo.2011.03.004","volume":"42","author":"M.A. Tehrani","year":"2011","unstructured":"M.A. Tehrani, F. Safaei, M.H. Moaiyeri, K. Navi, Design and implementation of multi-stage interconnection networks using quantum-dot cellular automata. Microelectron. J. 42(6), 913\u2013922 (2011)","journal-title":"Microelectron. J."},{"issue":"2","key":"9413_CR33","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1049\/ip-cds:19981763","volume":"145","author":"I. Thoidis","year":"1998","unstructured":"I. Thoidis, D. Soudris, I. Karafyllidis, S. Christoforidis, A. Thanailakis, Quaternary voltage-mode CMOS circuits for multiple-valued logic. IEE Proc., Circuits Devices Syst. 145(2), 71\u201377 (1998)","journal-title":"IEE Proc., Circuits Devices Syst."},{"key":"9413_CR34","first-page":"538","volume-title":"Proc. IEEE International Conference on Information and Multimedia Technology","author":"P.K.S. Vasundara","year":"2009","unstructured":"P.K.S. Vasundara, K.S. Gurumurthy, Quaternary CMOS combinational logic circuits, in Proc. IEEE International Conference on Information and Multimedia Technology, 16\u201318 Dec. (2009), pp. 538\u2013542"},{"issue":"9","key":"9413_CR35","doi-asserted-by":"crossref","first-page":"9014","DOI":"10.1021\/ja070808k","volume":"129","author":"B. Wang","year":"2007","unstructured":"B. Wang, P. Poa, L. Wei, L. Li, Y. Yang, Y. Chen, (n,m) selectivity of single-walled carbon nanotubes by different carbon precursors on Co-Mo catalysts. J. Am. Chem. Soc. 129(9), 9014\u20139019 (2007)","journal-title":"J. Am. Chem. Soc."},{"issue":"1","key":"9413_CR36","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1109\/JSSC.1986.1052493","volume":"SC-21","author":"Y. Yasuda","year":"1986","unstructured":"Y. Yasuda, Y. Tokuda, S. Zaima, K. Pak, T. Nakamura, A. Yoshida, Realization of quaternary logic circuits by n-channel MOS devices. IEEE J. Solid-State Circuits SC-21(1), 162\u2013168 (1986)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9413_CR37","first-page":"1159","volume-title":"Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"J. Zhang","year":"2010","unstructured":"J. Zhang, N. Patil, A. Lin, H.-S.P. Wong, S. Mitra, Carbon nanotube circuits: living with imperfections and variations, in Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), 8\u201312 Mar. (2010), pp. 1159\u20131164"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9413-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-012-9413-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9413-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:01:36Z","timestamp":1558537296000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-012-9413-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4,18]]},"references-count":37,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["9413"],"URL":"https:\/\/doi.org\/10.1007\/s00034-012-9413-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,18]]}}}