{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T00:25:48Z","timestamp":1771633548290,"version":"3.50.1"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T00:00:00Z","timestamp":1342656000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1007\/s00034-012-9457-3","type":"journal-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T08:35:44Z","timestamp":1342686944000},"page":"15-27","source":"Crossref","is-referenced-by-count":11,"title":["VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique"],"prefix":"10.1007","volume":"32","author":[{"given":"Manish Kumar","family":"Jaiswal","sequence":"first","affiliation":[]},{"given":"Ray C. C.","family":"Cheung","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,7,19]]},"reference":[{"key":"9457_CR1","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1145\/1117201.1117261","volume-title":"Proceedings of the 2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays (FPGA-06)","author":"V. Aggarwal","year":"2006","unstructured":"V. Aggarwal, A.D. George, K.C. Slatton, Reconfigurable computing with multiscale data fusion for remote sensing, in Proceedings of the 2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays (FPGA-06) (ACM, New York, 2006), p. 235. doi: 10.1145\/1117201.1117261"},{"key":"9457_CR2","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1145\/1926367.1926380","volume":"38","author":"S. Banescu","year":"2011","unstructured":"S. Banescu, F. de Dinechin, B. Pasca, R. Tudoran, Multipliers for floating-point double precision and beyond on FPGAs. Comput. Archit. News 38, 73\u201379 (2011). doi: 10.1145\/1926367.1926380","journal-title":"Comput. Archit. News"},{"key":"9457_CR3","first-page":"657","volume-title":"12th International Conference on Field-Programmable Logic and Applications (FPL-02)","author":"P. Belanovic","year":"2002","unstructured":"P. Belanovic, M. Leeser, A library of parameterized floating-point modules and their use, in 12th International Conference on Field-Programmable Logic and Applications (FPL-02) (Springer, London, 2002), pp. 657\u2013666"},{"issue":"2","key":"9457_CR4","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1109\/TVLSI.2007.912228","volume":"16","author":"W. Chelton","year":"2008","unstructured":"W. Chelton, M. Benaissa, Fast elliptic curve cryptography on FPGA. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(2), 198\u2013205 (2008). doi: 10.1109\/TVLSI.2007.912228","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"9457_CR5","unstructured":"S.A. Cook, On the minimum computation time of functions, Ph.D. thesis, Harvard University, Department of Mathematics, 1966, http:\/\/cr.yp.to\/bib\/1966\/cook.html"},{"key":"9457_CR6","unstructured":"Cray XD1 Supercomputers (2008). http:\/\/www.cray.com\/"},{"key":"9457_CR7","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/FPL.2009.5272296","volume-title":"International Conference on Field Programmable Logic and Applications","author":"F. Dinechin de","year":"2009","unstructured":"F. de Dinechin, B. Pasca, Large multipliers with fewer DSP blocks, in International Conference on Field Programmable Logic and Applications (2009), pp. 250\u2013255. doi: 10.1109\/FPL.2009.5272296"},{"issue":"1","key":"9457_CR8","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/103162.103163","volume":"23","author":"D. Goldberg","year":"1991","unstructured":"D. Goldberg, What every computer scientist should know about floating-point arithmetic. ACM Comput. Surv. 23(1), 5\u201348 (1991). doi: 10.1145\/103162.103163","journal-title":"ACM Comput. Surv."},{"key":"9457_CR9","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/968280.968304","volume-title":"Proceedings of the 2004 ACM\/SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA-04)","author":"Z. Guo","year":"2004","unstructured":"Z. Guo, W. Najjar, F. Vahid, K. Vissers, A quantitative analysis of the speedup factors of FPGAs over processors, in Proceedings of the 2004 ACM\/SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA-04) (ACM, New York, 2004), pp. 162\u2013170. doi: 10.1145\/968280.968304"},{"key":"9457_CR10","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/FCCM.2006.54","volume-title":"14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM-06)","author":"K.S. Hemmert","year":"2006","unstructured":"K.S. Hemmert, K.D. Underwood, Open source high performance floating-point modules, in 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM-06) (2006), pp.\u00a0349\u2013350. doi: 10.1109\/FCCM.2006.54"},{"issue":"3","key":"9457_CR11","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/1839480.1839481","volume":"3","author":"K.S. Hemmert","year":"2010","unstructured":"K.S. Hemmert, K.D. Underwood, Fast, efficient floating point adders and multipliers for FPGAs. ACM Trans. Reconfigurable Technol. Syst. 3(3), 11 (2010)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"9457_CR12","doi-asserted-by":"crossref","unstructured":"IEEE, IEEE standard for binary floating-point arithmetic. ANSI\/IEEE Std 754-1985 (1985). doi: 10.1109\/IEEESTD.1985.82928","DOI":"10.1109\/IEEESTD.1985.82928"},{"key":"9457_CR13","doi-asserted-by":"crossref","unstructured":"IEEE, IEEE standard floating-point arithmetic. IEEE Std 754-2008 pp. 1\u201358 (2008). doi: 10.1109\/IEEESTD.2008.4610935","DOI":"10.1109\/IEEESTD.2008.4610935"},{"key":"9457_CR14","first-page":"124","volume-title":"13th VLSI Design and Test Symposium (VDAT-2009)","author":"M.K. Jaiswal","year":"2009","unstructured":"M.K. Jaiswal, N. Chandrachoodan, A high performance implementation of LU decomposition on FPGA, in 13th VLSI Design and Test Symposium (VDAT-2009) (2009), pp. 124\u2013134"},{"key":"9457_CR15","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/TC.2011.24","volume":"61","author":"M.K. Jaiswal","year":"2012","unstructured":"M.K. Jaiswal, N. Chandrachoodan, FPGA based high performance and scalable block LU decomposition architecture. IEEE Trans. Comput. 61, 60\u201372 (2012). doi: http:\/\/doi.ieeecomputersociety.org\/10.1109\/TC.2011.24","journal-title":"IEEE Trans. Comput."},{"key":"9457_CR16","first-page":"293","volume-title":"Proceedings of the USSR Academy of Sciences","author":"A. Karatsuba","year":"1962","unstructured":"A. Karatsuba, Y. Ofman, Multiplication of many-digital numbers by automatic computers, in Proceedings of the USSR Academy of Sciences, vol. 145 (1962), pp. 293\u2013294"},{"issue":"10","key":"9457_CR17","doi-asserted-by":"crossref","first-page":"893","DOI":"10.1016\/j.sysarc.2008.03.005","volume":"54","author":"C.H. Kim","year":"2008","unstructured":"C.H. Kim, S. Kwon, C.P. Hong, FPGA implementation of high performance elliptic curve cryptographic processor over GF(2163). J. Syst. Archit. 54(10), 893\u2013900 (2008). doi: 10.1016\/j.sysarc.2008.03.005","journal-title":"J. Syst. Archit."},{"key":"9457_CR18","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1145\/944658.944660","volume-title":"First IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","author":"A. Koohi","year":"2003","unstructured":"A. Koohi, N. Bagherzadeh, C. Pan, A fast parallel Reed\u2013Solomon decoder on a reconfigurable architecture, in First IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (2003), pp. 59\u201364"},{"key":"9457_CR19","unstructured":"M. Leeser, VFloat: the northeastern variable precision floating point library (2008), http:\/\/www.ece.neu.edu\/groups\/rpl\/projects\/floatingpoint\/"},{"key":"9457_CR20","volume-title":"10th Annual IEEE Symposium on Field-Programable Custom Computing Machines (FCCM\u201902)","author":"G. Lienhart","year":"2002","unstructured":"G. Lienhart, A. Kugel, R. Manner, Using floating-point arithmetic on FPGAs to accelerate scientific n-body simulations, in 10th Annual IEEE Symposium on Field-Programable Custom Computing Machines (FCCM\u201902) (IEEE Comput. Soc., Los Alamitos, 2002)"},{"key":"9457_CR21","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/ITNG.2006.16","volume-title":"Third International Conference on Information Technology: New Generations","author":"H. Parizi","year":"2006","unstructured":"H. Parizi, A. Niktash, A. Kamalizad, N. Bagherzadeh, A reconfigurable architecture for wireless communication systems, in Third International Conference on Information Technology: New Generations (2006), pp. 250\u2013255. doi: http:\/\/doi.ieeecomputersociety.org\/10.1109\/ITNG.2006.16"},{"key":"9457_CR22","first-page":"352","volume-title":"2nd IEEE International Conference on Field Programmable Technology (FPT\u201903)","author":"S. Paschalakis","year":"2003","unstructured":"S. Paschalakis, P. Lee, Double precision floating-point arithmetic on FPGAs, in 2nd IEEE International Conference on Field Programmable Technology (FPT\u201903) (2003), pp. 352\u2013358"},{"key":"9457_CR23","unstructured":"SGI Supercomputers. http:\/\/www.sgi.com\/"},{"key":"9457_CR24","doi-asserted-by":"crossref","first-page":"157b","DOI":"10.1109\/IPDPS.2005.75","volume-title":"Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium","author":"M. Smith","year":"2005","unstructured":"M. Smith, J. Vetter, X. Liang, Accelerating scientific applications with the SRC-6 reconfigurable computer: methodologies and analysis, in Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (2005), p. 157b"},{"key":"9457_CR25","unstructured":"SRC Supercomputers (2008). http:\/\/www.srccomp.com\/"},{"key":"9457_CR26","unstructured":"O. Storaasli, R.C. Singleterry, S. Brown, Scientific Computation on a NASA Reconfigurable Hypercomputer (2002)"},{"key":"9457_CR27","first-page":"4","volume-title":"Soviet Math.","author":"A.L. Toom","year":"1963","unstructured":"A.L. Toom, The complexity of a scheme of functional elements realizing the multiplication of integers, in Soviet Math., vol. 4 (1963), p. 4. (translations of Dokl. Adad. Nauk SSSR). http:\/\/www.de.ufpe.br\/~toom\/articles\/rusmat\/Multipli.pdf"},{"key":"9457_CR28","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1109\/FPT.2007.4439243","volume-title":"International Conference on Field-Programmable Technology (ICFPT 2007)","author":"S. Venishetti","year":"2007","unstructured":"S. Venishetti, A. Akoglu, A highly parallel FPGA based IEEE-754 compliant double-precision binary floating-point multiplication algorithm, in International Conference on Field-Programmable Technology (ICFPT 2007) (2007), pp. 145\u2013152. doi: 10.1109\/FPT.2007.4439243"},{"key":"9457_CR29","doi-asserted-by":"crossref","DOI":"10.1145\/1839480.1839486","volume":"3","author":"X. Wang","year":"2010","unstructured":"X. Wang, M. Leeser, VFloat: a variable precision fixed- and floating-point library for reconfigurable hardware. ACM Trans. Reconfigurable Technol. Syst. 3, 16 (2010). doi: http:\/\/doi.acm.org\/10.1145\/1839480.1839486","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"9457_CR30","unstructured":"Xilinx, Xilinx floating-point IP core. http:\/\/www.xilinx.com"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9457-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-012-9457-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-012-9457-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,22]],"date-time":"2022-01-22T04:06:52Z","timestamp":1642824412000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-012-9457-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,19]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,2]]}},"alternative-id":["9457"],"URL":"https:\/\/doi.org\/10.1007\/s00034-012-9457-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7,19]]}}}