{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:42:22Z","timestamp":1761561742401},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2013,4,11]],"date-time":"2013-04-11T00:00:00Z","timestamp":1365638400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1007\/s00034-013-9584-5","type":"journal-article","created":{"date-parts":[[2013,4,10]],"date-time":"2013-04-10T09:56:56Z","timestamp":1365587816000},"page":"2119-2135","source":"Crossref","is-referenced-by-count":9,"title":["Analysis of DLL Jitter due to Voltage-Controlled Delay Line"],"prefix":"10.1007","volume":"32","author":[{"given":"Mohammad","family":"Gholami","sequence":"first","affiliation":[]},{"given":"Gholamreza","family":"Ardeshir","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,4,11]]},"reference":[{"issue":"8","key":"9584_CR1","doi-asserted-by":"crossref","first-page":"1021","DOI":"10.1109\/JSSC.2002.800922","volume":"37","author":"H.H. Chang","year":"2002","unstructured":"H.H. Chang, J.W. Lin, C.Y. Yang, S.I. Liu, A wide-range delay-locked loop with a fixed latency of one clock cycle. IEEE J. Solid-State Circuits 37(8), 1021\u20131027 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"9584_CR2","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.1109\/TCSII.2007.906172","volume":"54","author":"C.C. Chen","year":"2007","unstructured":"C.C. Chen, J.Y. Chang, S.I. Liu, A DLL-based variable-phase clock buffer. IEEE Trans. Circuits Syst.\u00a0II, Express Briefs 54(12), 1072\u20131076 (2007)","journal-title":"IEEE Trans. Circuits Syst.\u00a0II, Express Briefs"},{"issue":"10","key":"9584_CR3","doi-asserted-by":"crossref","first-page":"687","DOI":"10.1109\/TCSII.2011.2164158","volume":"58","author":"H.J. Chi","year":"2011","unstructured":"H.J. Chi, Y.H. Choi, S.M. Lee, J.Y. Sim, H.J. Park, J.J. Lim, P.S. Kang, B.Y. Lee, J.-C. Hong, H.S. Lee, A 2-Gb\/s intrapanel interface for TFT-LCD with a VSYNC-embedded subpixel clock and a cascaded deskew and multiphase DLL. IEEE Trans. Circuits Syst. II, Express Briefs 58(10), 687\u2013691 (2011)","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"issue":"9","key":"9584_CR4","doi-asserted-by":"crossref","first-page":"1940","DOI":"10.1109\/JSSC.2005.848142","volume":"40","author":"A.L. Coban","year":"2005","unstructured":"A.L. Coban, M.H. Koroglu, K.A. Ahmed, A 2.5-3.125-Gb\/s quad transceiver with second-order analog DLL-based CDRs. IEEE J. Solid-State Circuits 40(9), 1940\u20131947 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"9584_CR5","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1109\/TCSII.2008.918972","volume":"55","author":"X. Gao","year":"2008","unstructured":"X. Gao, B. Nauta, E.A.M. Klumperink, Advantages of shift registers over DLLs for flexible low jitter multiphase clock generation. IEEE Trans. Circuits Syst. II, Express Briefs 55(3), 244\u2013248 (2008)","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"issue":"2","key":"9584_CR6","doi-asserted-by":"crossref","first-page":"781","DOI":"10.1007\/s00034-012-9488-9","volume":"32","author":"M. Gholami","year":"2013","unstructured":"M. Gholami, A novel low power architecture for DLL-based frequency synthesizers. Circuits Syst. Signal Process. 32(2), 781\u2013801 (2013). doi: 10.1007\/s00034-012-9488-9","journal-title":"Circuits Syst. Signal Process."},{"issue":"11","key":"9584_CR7","doi-asserted-by":"crossref","first-page":"859","DOI":"10.1587\/elex.8.859","volume":"8","author":"M. Gholami","year":"2011","unstructured":"M. Gholami, G. Ardeshir, H. Ghonoodi, A novel architecture for low voltage-low power DLL-based frequency multipliers. IEICE Electron. Express 8(11), 859\u2013865 (2011)","journal-title":"IEICE Electron. Express"},{"key":"9584_CR8","first-page":"1","volume-title":"6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","author":"M. Gholami","year":"2011","unstructured":"M. Gholami, M. Sharifkhani, M. Hashemi, Low voltage and low power DLL-based frequency synthesizer for covering VHF frequency band, in 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 6\u20138 April 2011 (2011), pp. 1\u20134"},{"key":"9584_CR9","isbn-type":"print","volume-title":"CMOS Digital Integrated Circuits","author":"S. Kang","year":"2002","unstructured":"S. Kang, Y. Leblebici, CMOS Digital Integrated Circuits, 3rd edn. (McGraw-Hill, New York, 2002). ISBN 9780070530775","ISBN":"http:\/\/id.crossref.org\/isbn\/9780070530775","edition":"3"},{"key":"9584_CR10","first-page":"533","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference","author":"N.S. Kim","year":"2005","unstructured":"N.S. Kim, U.R. Cho, H.G. Byun, Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application, in Proceedings of the IEEE Custom Integrated Circuits Conference, 18\u201321 Sept 2005 (2005), pp. 533\u2013536"},{"issue":"2","key":"9584_CR11","doi-asserted-by":"crossref","first-page":"844","DOI":"10.1109\/TCE.2010.5506010","volume":"56","author":"J.W. Lee","year":"2010","unstructured":"J.W. Lee, H.J. Kim, C. Yoo, Spread spectrum clock generation for reduced electro-magnetic interference in consumer electronics devices. IEEE Trans. Consum. Electron. 56(2), 844\u2013847 (2010)","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"11","key":"9584_CR12","doi-asserted-by":"crossref","first-page":"3131","DOI":"10.1109\/JSSC.2009.2033508","volume":"44","author":"P. Li","year":"2009","unstructured":"P. Li, L. Xue, P. Hazucha, T. Karnik, R. Bashirullah, A delay-locked loop synchronization scheme for high-frequency multiphase hysteretic DC\u2013DC converters. IEEE J. Solid-State Circuits 44(11), 3131\u20133145 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"9584_CR13","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/7.32079","volume":"25","author":"H. Liu","year":"1989","unstructured":"H. Liu, A. Ghafoor, P.H. Stockmann, Time jitter analysis for quadrature sampling. IEEE Trans. Aerosp. Electron. Syst. 25(4), 473\u2013482 (1989)","journal-title":"IEEE Trans. Aerosp. Electron. Syst."},{"issue":"10","key":"9584_CR14","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/LMWC.2009.2029752","volume":"19","author":"C. Lu","year":"2009","unstructured":"C. Lu, H. Hesieh, L. Lu, A 0.6\u00a0V low-power wide-range delay-locked loop in 0.18\u00a0\u03bcm CMOS. IEEE Microw. Wirel. Compon. Lett. 19(10), 662\u2013664 (2009)","journal-title":"IEEE Microw. Wirel. Compon. Lett."},{"issue":"11","key":"9584_CR15","doi-asserted-by":"crossref","first-page":"1723","DOI":"10.1109\/JSSC.1996.542317","volume":"31","author":"J.G. Maneatis","year":"1996","unstructured":"J.G. Maneatis, Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE J. Solid-State Circuits 31(11), 1723\u20131732 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"9584_CR16","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/JSSC.2004.838004","volume":"40","author":"A. Maxim","year":"2005","unstructured":"A. Maxim, Notice of violation of IEEE publication principles\u2014a 0.16\u20132.55-GHz CMOS active clock deskewing PLL using analog phase interpolation. IEEE J. Solid-State Circuits 40(1), 110\u2013131 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"9584_CR17","doi-asserted-by":"crossref","first-page":"1860","DOI":"10.1109\/TCSI.2011.2180453","volume":"59","author":"K. Ryu","year":"2012","unstructured":"K. Ryu, D.-H. Jung, S.-O. Jung, A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator. IEEE Trans. Circuits Syst. I, Regul. Pap. 59(9), 1860\u20131870 (2012)","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"issue":"2","key":"9584_CR18","doi-asserted-by":"crossref","first-page":"S6","DOI":"10.1109\/MCOM.2003.1267095","volume":"42","author":"R. Stephens","year":"2004","unstructured":"R. Stephens, Analyzing jitter at high data rates. IEEE Commun. Mag. 42(2), S6\u2013S10 (2004)","journal-title":"IEEE Commun. Mag."},{"key":"9584_CR19","first-page":"27","volume-title":"1994 IEEE International Symposium on Circuits and Systems, ISCAS\u00a0\u201994","author":"T.C. Weigandt","year":"1994","unstructured":"T.C. Weigandt, B. Kim, P.R. Gray, Analysis of timing jitter in CMOS ring oscillators, in 1994 IEEE International Symposium on Circuits and Systems, ISCAS\u00a0\u201994, 30 May\u20132 Jun 1994, vol.\u00a04, (1994), pp. 27\u201330"},{"issue":"S1","key":"9584_CR20","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1016\/S1007-0214(07)70092-5","volume":"12","author":"Z. Yanqing","year":"2007","unstructured":"Z. Yanqing, H. Yigang, F. Gefeng, Y. Hui, Q. Shaozhong, L. Hui, Testing jitter on PLL clocks based on analysis of instantaneous phase. Tsinghua Sci. Technol. 12(S1), 101\u2013104 (2007)","journal-title":"Tsinghua Sci. Technol."},{"issue":"8","key":"9584_CR21","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1109\/TVLSI.2011.2159633","volume":"20","author":"J.K. Yin","year":"2012","unstructured":"J.K. Yin, P.K. Chan, Jitter analysis of polyphase filter-based multiphase clock in frequency multiplier. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(8), 1373\u20131382 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"9","key":"9584_CR22","doi-asserted-by":"crossref","first-page":"1718","DOI":"10.1109\/TVLSI.2010.2053395","volume":"19","author":"W.J. Yun","year":"2011","unstructured":"W.J. Yun, H.W. Lee, D. Shin, S. Kim, A 3.57 Gb\/s\/pin low jitter all-digital DLL with dual DCC circuit for GDDR3 DRAM in 54-nm CMOS technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(9), 1718\u20131722 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9584-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-013-9584-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9584-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:01:40Z","timestamp":1558522900000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-013-9584-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4,11]]},"references-count":22,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["9584"],"URL":"https:\/\/doi.org\/10.1007\/s00034-013-9584-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4,11]]}}}