{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T02:44:47Z","timestamp":1710384287613},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2013,4,10]],"date-time":"2013-04-10T00:00:00Z","timestamp":1365552000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1007\/s00034-013-9586-3","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T13:44:18Z","timestamp":1365515058000},"page":"2137-2150","source":"Crossref","is-referenced-by-count":3,"title":["Decimal SRT Square Root: Algorithm and Architecture"],"prefix":"10.1007","volume":"32","author":[{"given":"Amir","family":"Kaivani","sequence":"first","affiliation":[]},{"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,4,10]]},"reference":[{"key":"9586_CR1","first-page":"104","volume-title":"Proceedings of the 16th IEEE Symposium on Computer Arithmetic","author":"M.F. Cowlishaw","year":"2003","unstructured":"M.F. Cowlishaw, Decimal floating-point: algorithm for computers, in Proceedings of the 16th IEEE Symposium on Computer Arithmetic, June 2003, pp. 104\u2013111"},{"issue":"6","key":"9586_CR2","doi-asserted-by":"crossref","first-page":"663","DOI":"10.1147\/rd.516.0663","volume":"51","author":"L. Eisen","year":"2007","unstructured":"L. Eisen et al., IBM POWER6 accelerators: VMX and DFU. IBM J. Res. Dev. 51(6), 663\u2013684 (2007)","journal-title":"IBM J. Res. Dev."},{"key":"9586_CR3","first-page":"935","volume-title":"Proceedings of the 43rd Asilomar Conference on Signals, Systems and Computers","author":"M.D. Ercegovac","year":"2009","unstructured":"M.D. Ercegovac, R. McIlhenny, Design and FPGA implementation of radix-10 algorithm for square root with limited precision premitives, in Proceedings of the 43rd Asilomar Conference on Signals, Systems and Computers (2009), pp. 935\u2013939"},{"key":"9586_CR4","first-page":"145","volume-title":"Proceedings of the 19th IEEE Symposium on Computer Arithmetic","author":"S. Gorgin","year":"2009","unstructured":"S. Gorgin, G. Jaberipur, Fully redundant decimal arithmetic, in Proceedings of the 19th IEEE Symposium on Computer Arithmetic (2009), pp. 145\u2013152"},{"key":"9586_CR5","first-page":"112","volume-title":"Proceedings of the 20th IEEE Symposium on Computer Arithmetic","author":"S. Gorgin","year":"2011","unstructured":"S. Gorgin, G. Jaberipur, A family of signed digit adders, in Proceedings of the 20th IEEE Symposium on Computer Arithmetic (2011), pp. 112\u2013120"},{"issue":"5","key":"9586_CR6","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/TC.2012.35","volume":"62","author":"L. Han","year":"2013","unstructured":"L. Han, S. Ko, High speed parallel decimal multiplication with redundant internet encoding. IEEE Trans. Comput. 62(5), 956\u2013968 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"9586_CR7","doi-asserted-by":"crossref","unstructured":"IEEE Standards Committee, 754-2008 IEEE Standard for Floating-Point Arithmetic, pp.\u00a01\u201358, August 2008. doi: 10.1109\/IEEESTD.2008.4610935","DOI":"10.1109\/IEEESTD.2008.4610935"},{"issue":"11","key":"9586_CR8","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/TC.2009.110","volume":"58","author":"G. Jaberipur","year":"2009","unstructured":"G. Jaberipur, A. Kaivani, Improving the speed of parallel decimal multiplication. IEEE Trans. Comput. 58(11), 1539\u20131552 (2009)","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"9586_CR9","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1016\/j.vlsi.2009.04.001","volume":"43","author":"A. Kaivani","year":"2010","unstructured":"A. Kaivani, G. Jaberipur, Fully redundant decimal addition and subtraction using stored-unibit encoding. Integration 43(1), 34\u201341 (2010)","journal-title":"Integration"},{"issue":"11","key":"9586_CR10","doi-asserted-by":"crossref","first-page":"1798","DOI":"10.1093\/comjnl\/bxr012","volume":"54","author":"A. Kaivani","year":"2011","unstructured":"A. Kaivani, G. Jaberipur, Decimal CORDIC rotation based on selection by rounding. Comput. J. 54(11), 1798\u20131809 (2011)","journal-title":"Comput. J."},{"issue":"6","key":"9586_CR11","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/TC.2007.1038","volume":"56","author":"T. Lang","year":"2007","unstructured":"T. Lang, A. Nannarelli, A radix-10 digit-recurrence division unit: algorithm and architecture. IEEE Trans. Comput. 56(6), 727\u2013739 (2007)","journal-title":"IEEE Trans. Comput."},{"key":"9586_CR12","unstructured":"R. Raafat et\u00a0al., Decimal Floating-Point Square-Root Unit Using Newton\u2013Raphson Iterations. US Patent Application Publication, US 2012\/0011182 (2012)"},{"key":"9586_CR13","unstructured":"SilMinds, DFP Newton\u2013Raphson Square Root Units. IP Core Product Data Sheet, NRDecDiv64\/128"},{"key":"9586_CR14","unstructured":"STMicroelectronics, 90nm CMOS090 Design Platform, 2007"},{"key":"9586_CR15","first-page":"179","volume-title":"Proceedings of the 19th IEEE Symposium on Computer Arithmetic","author":"A. Vazquez","year":"2009","unstructured":"A. Vazquez, J. Villalba, E. Antelo, Computation of decimal transcendental functions using the CORDIC algorithm, in Proceedings of the 19th IEEE Symposium on Computer Arithmetic (2009), pp. 179\u2013186"},{"issue":"5","key":"9586_CR16","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TC.2009.167","volume":"59","author":"A. Vazquez","year":"2010","unstructured":"A. Vazquez, E. Antelo, P. Montuschi, Improved design of high-performance parallel decimal multipliers. IEEE Trans. Comput. 59(5), 679\u2013693 (2010)","journal-title":"IEEE Trans. Comput."},{"key":"9586_CR17","first-page":"309","volume-title":"Proceedings of the 16th International Conference on Application Specific Systems, Architecture and Processors","author":"L.K. Wang","year":"2005","unstructured":"L.K. Wang, M.J. Schulte, Decimal floating-point square root using Newton\u2013Raphson iteration, in Proceedings of the 16th International Conference on Application Specific Systems, Architecture and Processors (2005), pp. 309\u2013315"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9586-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-013-9586-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9586-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,12]],"date-time":"2019-07-12T06:07:56Z","timestamp":1562911676000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-013-9586-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4,10]]},"references-count":17,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["9586"],"URL":"https:\/\/doi.org\/10.1007\/s00034-013-9586-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4,10]]}}}