{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T21:53:12Z","timestamp":1773611592667,"version":"3.50.1"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,10,12]],"date-time":"2013-10-12T00:00:00Z","timestamp":1381536000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1007\/s00034-013-9672-6","type":"journal-article","created":{"date-parts":[[2013,10,11]],"date-time":"2013-10-11T13:38:48Z","timestamp":1381498728000},"page":"665-679","source":"Crossref","is-referenced-by-count":81,"title":["A Novel CNTFET-based Ternary Full Adder"],"prefix":"10.1007","volume":"33","author":[{"given":"Peiman","family":"Keshavarzian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahil","family":"Sarikhani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,10,12]]},"reference":[{"key":"9672_CR1","series-title":"IEEE Computer Society Press Technology Series","first-page":"130","volume-title":"Multiple-Valued Logic VLSI","author":"J.T. Butler","year":"1991","unstructured":"J.T. Butler, The design of current mode CMOS multiple-valued circuits, in Multiple-Valued Logic VLSI. IEEE Computer Society Press Technology Series (IEEE Computer Society Press, Los Alamitos, 1991), pp.\u00a0130\u2013138"},{"key":"9672_CR2","doi-asserted-by":"crossref","first-page":"739","DOI":"10.1109\/JSSC.1984.1052216","volume":"19","author":"P.C. Balla","year":"1984","unstructured":"P.C. Balla, A. Antoniou, Low power dissipation MOS ternary logic family. IEEE J. Solid-State Circuits 19, 739\u2013749 (1984)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9672_CR3","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/2483028.2483077","volume-title":"GLSVLSI \u201913, Proceedings of the 23rd ACM International Conference on Great Lakes Symposium on VLSI","author":"G. Cho","year":"2013","unstructured":"G. Cho, F. Lombardi, A novel and improved design of a ternary CNTFET-based cell, in GLSVLSI \u201913, Proceedings of the 23rd ACM International Conference on Great Lakes Symposium on VLSI (2013), pp.\u00a0131\u2013136"},{"key":"9672_CR4","first-page":"1","volume-title":"Proc. IEEE International Instrumentation and Measurement Technology Conference","author":"S.Y. Choi","year":"2009","unstructured":"S.Y. Choi, W.B. Cho, J.H. Yim, S. Lee, D.-I. Yeom, G. Steinmeyer, V. Petrov, U. Griebner, Y.H. Ahn, K. Kim, H. Lim, F. Rotemund, Ultrashort pulse generation in bulk solid-state lasers using carbon nanotube saturable absorbers, in Proc. IEEE International Instrumentation and Measurement Technology Conference (2009), pp.\u00a01\u20132"},{"key":"9672_CR5","doi-asserted-by":"crossref","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J. Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A\u00a0compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"9672_CR6","doi-asserted-by":"crossref","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J. Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A\u00a0compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"9672_CR7","first-page":"291","volume":"2","author":"S.A. Ebrahimi","year":"2012","unstructured":"S.A. Ebrahimi, P. Keshavarzian, S. Sorouri, M. Shahsavari, Low power CNTFET-based ternary Full Adder cell for nanoelectronics. Int. J. Soft Comput. Eng. 2(2), 291\u2013295 (2012)","journal-title":"Int. J. Soft Comput. Eng."},{"key":"9672_CR8","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1038\/354056a0","volume":"354","author":"S. Ijiima","year":"1991","unstructured":"S. Ijiima, Catalytic growth of carbon microtubules with fullerene structure. Nature 354, 56\u201358 (1991)","journal-title":"Nature"},{"key":"9672_CR9","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/TNANO.2012.2229715","volume":"12","author":"P. Junsangsri","year":"2013","unstructured":"P. Junsangsri, F. Lombardi, Design of a hybrid memory cell using memristance and ambipolarity. IEEE Trans. Nanotechnol. 12, 71\u201380 (2013)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9672_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.5121\/vlsic.2011.2101","volume":"2","author":"A. Khatir","year":"2011","unstructured":"A. Khatir, S. Abdolahzadegan, I. Mahmoudi, High speed multiple valued logic Full Adder using carbon nanotube field effect transistor. Int. J. VLSI Des. Commun. Syst. 2, 1\u20139 (2011)","journal-title":"Int. J. VLSI Des. Commun. Syst."},{"key":"9672_CR11","first-page":"332","volume-title":"Introduction to Meta Mathematics","author":"S.C. Kleene","year":"2009","unstructured":"S.C. Kleene, Introduction to Meta Mathematics (North-Holland, Amsterdam, 2009), pp.\u00a0332\u2013340"},{"key":"9672_CR12","doi-asserted-by":"crossref","unstructured":"R.D. Levine, F. Remacle, Realization of complex logic operations at the nanoscale. Architecture and design of molecule logic gates and atom circuits advances in atom and single molecule machines, pp.\u00a0195\u2013220 (2013). doi: 10.1007\/978-3-642-33137-4_16","DOI":"10.1007\/978-3-642-33137-4_16"},{"key":"9672_CR13","doi-asserted-by":"crossref","first-page":"1019","DOI":"10.1109\/TNANO.2012.2211614","volume":"11","author":"S. Lin","year":"2012","unstructured":"S. Lin, Y. Kim, F. Lombardi, Design of a ternary memory cell using CNTFETs. IEEE Trans. Nanotechnol. 11, 1019\u20131025 (2012)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9672_CR14","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1080\/00207217.2011.623269","volume":"99","author":"M.H. Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, R.F. Mirzaee, K. Navi, A. Momeni, Design and analysis of a high-performance CNFET-based Full Adder. Int. J. Electron. 99, 113\u2013130 (2011)","journal-title":"Int. J. Electron."},{"issue":"1","key":"9672_CR15","doi-asserted-by":"crossref","first-page":"43","DOI":"10.5101\/nml.v3i1.p43-50","volume":"3","author":"M.H. Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, R.F. Mirzaee, K. Navi, O. Hashemipour, Efficient CNTFET-based ternary Full Adder cells for nanoelectronics. Nano-Micro Lett. 3(1), 43\u201350 (2011)","journal-title":"Nano-Micro Lett."},{"key":"9672_CR16","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/TNANO.2002.1005429","volume":"1","author":"P.L. McEuen","year":"2002","unstructured":"P.L. McEuen, M. Fuhrer, H. Park, Single-walled carbon nanotube electronics. IEEE Trans. Nanotechnol. 1, 78\u201385 (2002)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9672_CR17","doi-asserted-by":"crossref","first-page":"1546","DOI":"10.1166\/jctn.2010.1517","volume":"7","author":"K. Navi","year":"2010","unstructured":"K. Navi, S. Sayedsalehi, R. Farazkish, M. Rahimi Azghadi, J. Comp, A\u00a0low-voltage and energy-efficient Full Adder cell based on carbon nanotube technology. Theor. Nanosci. 7, 1546 (2010)","journal-title":"Theor. Nanosci."},{"key":"9672_CR18","doi-asserted-by":"crossref","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A. Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circuits Syst. 54, 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9672_CR19","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1002\/smll.200500181","volume":"2","author":"V. Schmidt","year":"2006","unstructured":"V. Schmidt, H. Riel, S. Senz, S. Karg, W. Riess, U. G\u00e7sele, Realization of a silicon nanowire vertical surround-gate field-effect transistor. Small 2, 85\u201388 (2006)","journal-title":"Small"},{"key":"9672_CR20","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/TNANO.2013.2251350","volume":"12","author":"K. Sridharan","year":"2013","unstructured":"K. Sridharan, S. Gurindagunta, V. Pudi, Efficient multiternary digit Adder design in CNTFET technology. IEEE Trans. Nanotechnol. 12, 283\u2013287 (2013)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9672_CR21","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1155\/1996\/94696","volume":"4","author":"A. Srivastava","year":"1996","unstructured":"A. Srivastava, K. Venkatapathy, Design and implementation of a low power ternary Full Adder. VLSI Des. 4, 75\u201381 (1996)","journal-title":"VLSI Des."},{"key":"9672_CR22","unstructured":"Stanford University CNFET model Website. Stanford University, Stanford (2008). CA [Online]. Available http:\/\/nano.stanford.edu\/model.php?id=23"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9672-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-013-9672-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9672-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:01:41Z","timestamp":1558522901000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-013-9672-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10,12]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,3]]}},"alternative-id":["9672"],"URL":"https:\/\/doi.org\/10.1007\/s00034-013-9672-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10,12]]}}}