{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T06:09:11Z","timestamp":1648879751782},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2013,10,12]],"date-time":"2013-10-12T00:00:00Z","timestamp":1381536000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1007\/s00034-013-9679-z","type":"journal-article","created":{"date-parts":[[2013,10,11]],"date-time":"2013-10-11T13:38:48Z","timestamp":1381498728000},"page":"999-1018","source":"Crossref","is-referenced-by-count":2,"title":["Design of Novel Testable and Diagnosable Phase-Frequency Detector"],"prefix":"10.1007","volume":"33","author":[{"given":"Mohammad","family":"Gholami","sequence":"first","affiliation":[]},{"given":"Yasser","family":"Baleghi","sequence":"additional","affiliation":[]},{"given":"Gholamreza","family":"Ardeshir","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,10,12]]},"reference":[{"key":"9679_CR1","unstructured":"K.S. Abdel-Hafez, L.-T. Wang, A. Kifli, F.-S. Hsu, X. Wen, M.-C. Lin, H.-P. Wang, Method and apparatus for testing asynchronous set\/reset faults in a scan-based integrated circuit. U.S. Patent Application No. 20040153926, 5 August 2004"},{"key":"9679_CR2","doi-asserted-by":"crossref","DOI":"10.1109\/9780470544389","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1994","unstructured":"M. Abramovici, M.A. Breuer, A.D. Friedman, Digital Systems Testing and Testable Design (IEEE Press, Piscataway, 1994)"},{"key":"9679_CR3","volume-title":"IEEE Symposium on Industrial Electronics and Applications (ISIEA 2010)","author":"M. Ayat","year":"2010","unstructured":"M. Ayat, B. Babaei, R. Ebrahimi Atani, S. Mirzakuchaki, A. Zamanidoost, Design and simulation of a CMOS DLL-based frequency multiplier, in IEEE Symposium on Industrial Electronics and Applications (ISIEA 2010), 3\u20135 October 2010, Penang, Malaysia (2010)"},{"issue":"2","key":"9679_CR4","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1049\/cae.1987.0019","volume":"4","author":"K. Baker","year":"1987","unstructured":"K. Baker, R.M. Croft, VLSI test strategy planning techniques and tools. Comput.-Aided Eng. J. 4(2), 83\u201388 (1987)","journal-title":"Comput.-Aided Eng. J."},{"key":"9679_CR5","first-page":"16","volume-title":"23rd Annual SEMI, Advanced Semiconductor Manufacturing Conference (ASMC)","author":"J.P. Bickford","year":"2012","unstructured":"J.P. Bickford, J.D. Hibbeler, D. Mueller, S. Peyer, V.S. Kumar, Optimizing product yield using manufacturing defect weights, in 23rd Annual SEMI, Advanced Semiconductor Manufacturing Conference (ASMC), 15\u201317 May 2012, pp. 16\u201320"},{"issue":"2","key":"9679_CR6","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/62.825670","volume":"15","author":"E. Bukata","year":"2000","unstructured":"E. Bukata, D.C. Davis, L. Shombert, The use of model-based test requirements throughout the product life cycle. IEEE Aerosp. Electron. Syst. Mag. 15(2), 39\u201344 (2000)","journal-title":"IEEE Aerosp. Electron. Syst. Mag."},{"issue":"11","key":"9679_CR7","doi-asserted-by":"crossref","first-page":"939","DOI":"10.1109\/TCSII.2007.904155","volume":"54","author":"C.N. Chuang","year":"2007","unstructured":"C.N. Chuang, S.I. Liu, A 0.5\u20135 GHz wide-range multi-phase DLL with a calibrated charge pump. IEEE Trans. Circuits Syst. II, Express Briefs 54(11), 939\u2013943 (2007)","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"issue":"3","key":"9679_CR8","doi-asserted-by":"crossref","first-page":"941","DOI":"10.1109\/TIM.2005.847352","volume":"54","author":"S.R. Das","year":"2005","unstructured":"S.R. Das, Getting errors to catch themselves\u2014self-testing of VLSI circuits with built-in hardware. IEEE Trans. Instrum. Meas. 54(3), 941\u2013955 (2005)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"2","key":"9679_CR9","doi-asserted-by":"crossref","first-page":"781","DOI":"10.1007\/s00034-012-9488-9","volume":"32","author":"M. Gholami","year":"2013","unstructured":"M. Gholami, A novel low power architecture for DLL-based frequency synthesizers. Circuits Syst. Signal Process. 32(2), 781\u2013801 (2013). doi: 10.1007\/s00034-012-9488-9","journal-title":"Circuits Syst. Signal Process."},{"issue":"5","key":"9679_CR10","doi-asserted-by":"crossref","first-page":"2119","DOI":"10.1007\/s00034-013-9584-5","volume":"32","author":"M. Gholami","year":"2013","unstructured":"M. Gholami, G. Ardeshir, Analysis of DLL jitter due to voltage-controlled delay line. Circuits Syst. Signal Process. 32(5), 2119\u20132135 (2013). doi: 10.1007\/s00034-013-9584-5","journal-title":"Circuits Syst. Signal Process."},{"issue":"11","key":"9679_CR11","doi-asserted-by":"crossref","first-page":"859","DOI":"10.1587\/elex.8.859","volume":"8","author":"M. Gholami","year":"2011","unstructured":"M. Gholami, G. Ardeshir, H. Ghonoodi, A novel architecture for low voltage-low power DLL-based frequency multipliers. IEICE Electron. Express 8(11), 859\u2013865 (2011)","journal-title":"IEICE Electron. Express"},{"issue":"5","key":"9679_CR12","doi-asserted-by":"crossref","first-page":"1761","DOI":"10.1109\/TIM.2005.855097","volume":"54","author":"H. Hashempour","year":"2005","unstructured":"H. Hashempour, L. Schiano, F. Lombardi, Evaluation, analysis, and enhancement of error resilience for reliable compression of VLSI test data. IEEE Trans. Instrum. Meas. 54(5), 1761\u20131769 (2005)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"2","key":"9679_CR13","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/41.19060","volume":"36","author":"C.F. Hawkins","year":"1989","unstructured":"C.F. Hawkins, H.T. Nagle, R.R. Fritzemeier, J.R. Guth, The VLSI circuit test problem: a tutorial. IEEE Trans. Ind. Electron. 36(2), 111\u2013116 (1989)","journal-title":"IEEE Trans. Ind. Electron."},{"key":"9679_CR14","first-page":"126","volume-title":"28th VLSI Test Symposium (VTS)","author":"M. Hirech","year":"2010","unstructured":"M. Hirech, Test cost and test power conflicts: EDA perspective, in 28th VLSI Test Symposium (VTS), 19\u201322 April 2010, p. 126"},{"issue":"19","key":"9679_CR15","doi-asserted-by":"crossref","first-page":"1018","DOI":"10.1049\/el:20071984","volume":"43","author":"W. Hu","year":"2007","unstructured":"W. Hu, L. Chunglen, X. Wang, Fast frequency acquisition phase frequency detector with zero blind zone in PLL. Electron. Lett. 43(19), 1018\u20131020 (2007)","journal-title":"Electron. Lett."},{"key":"9679_CR16","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511816321","volume-title":"Testing of Digital Systems","author":"N.K. Jha","year":"2003","unstructured":"N.K. Jha, S.K. Gupta, Testing of Digital Systems (Cambridge University Press, Cambridge, 2003)"},{"issue":"6","key":"9679_CR17","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/JSSC.2002.1004577","volume":"37","author":"S.J. Kim","year":"2002","unstructured":"S.J. Kim, S.H. Hong, J.-K. Wee, J.H. Cho, P.S. Lee, J.H. Ahn, J.Y. Chung, A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM. IEEE J. Solid-State Circuits 37(6), 726\u2013734 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9679_CR18","first-page":"306","volume-title":"Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers","author":"Y.-S. Kim","year":"2007","unstructured":"Y.-S. Kim, S.-J. Park, Y.-S. Kim, D.-B. Jang, S.-W. Jeong, H.-J. Park, J.-Y. Sim, A 40-to-800 MHz locking multi-phase DLL, in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 306\u2013307"},{"issue":"3","key":"9679_CR19","doi-asserted-by":"crossref","first-page":"342","DOI":"10.1109\/TSM.2008.2001208","volume":"21","author":"G. O\u2019Donoghue","year":"2008","unstructured":"G. O\u2019Donoghue, C.A. Gomez-Uribe, A statistical analysis of the number of failing chips distribution. IEEE Trans. Semicond. Manuf. 21(3), 342\u2013351 (2008)","journal-title":"IEEE Trans. Semicond. Manuf."},{"key":"9679_CR20","first-page":"1891","volume-title":"ISCAS 2009","author":"K. Park","year":"2009","unstructured":"K. Park, I.C. Park, Fast frequency acquisition phase frequency detectors with prediction-based edge blocking, in ISCAS 2009 (2009), pp. 1891\u20131894"},{"issue":"9","key":"9679_CR21","doi-asserted-by":"crossref","first-page":"1597","DOI":"10.1109\/TVLSI.2010.2055589","volume":"19","author":"A. Sasan","year":"2011","unstructured":"A. Sasan, H. Homayoun, A.M. Eltawil, F. Kurdahi, Inquisitive defect cache: a means of combating manufacturing induced process variation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(9), 1597\u20131609 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"9679_CR22","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1109\/JSAC.2005.861396","volume":"24","author":"K. Sun","year":"2006","unstructured":"K. Sun, P. Ning, C. Wang, Secure and resilient clock synchronization in wireless sensor networks. IEEE J. Sel. Areas Commun. 24(2), 395\u2013408 (2006)","journal-title":"IEEE J. Sel. Areas Commun."},{"issue":"4","key":"9679_CR23","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1109\/TR.2011.2161698","volume":"60","author":"Y. Tao","year":"2011","unstructured":"Y. Tao, S.Z. Ramadan, S.J. Bae, Yield prediction for integrated circuits manufacturing through hierarchical Bayesian modeling of spatial defects. IEEE Trans. Reliab. 60(4), 729\u2013741 (2011)","journal-title":"IEEE Trans. Reliab."},{"key":"9679_CR24","isbn-type":"print","volume-title":"VLSI Test Principles and Architectures: Design for Testability","author":"L.-T. Wang","year":"2006","unstructured":"L.-T. Wang, C.-W. Wu, X. Wen, VLSI Test Principles and Architectures: Design for Testability (Morgan Kaufmann, San Mateo, 2006). ISBN 0123705975","ISBN":"http:\/\/id.crossref.org\/isbn\/0123705975"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9679-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-013-9679-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9679-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:01:41Z","timestamp":1558522901000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-013-9679-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10,12]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,4]]}},"alternative-id":["9679"],"URL":"https:\/\/doi.org\/10.1007\/s00034-013-9679-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10,12]]}}}