{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:12:58Z","timestamp":1746159178507,"version":"3.40.4"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2014,1,23]],"date-time":"2014-01-23T00:00:00Z","timestamp":1390435200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1007\/s00034-013-9736-7","type":"journal-article","created":{"date-parts":[[2014,1,22]],"date-time":"2014-01-22T22:18:05Z","timestamp":1390429085000},"page":"2009-2025","source":"Crossref","is-referenced-by-count":3,"title":["Analyzing the Impact of Bootstrapped ADC with Augmented NMOS Sleep Transistors Configuration on Performance Parameters"],"prefix":"10.1007","volume":"33","author":[{"given":"Prateek","family":"Jain","sequence":"first","affiliation":[]},{"given":"Shyam","family":"Akashe","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,1,23]]},"reference":[{"key":"9736_CR1","doi-asserted-by":"crossref","unstructured":"M.M. Al-Ibrahim, S. Bataineh, M. Irshid, A new fast analog-to-digital counting converter, in The Third International Conference on Electronics, Circuits & Systems (ICECS), 1996, pp. 912\u2013915","DOI":"10.1109\/ICECS.1996.584533"},{"issue":"3","key":"9736_CR2","doi-asserted-by":"crossref","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"MW Allam","year":"2001","unstructured":"M.W. Allam, M.I. Elmasry, Dynamic current mode logic (DyCML): a new low-power high-performance logic style. IEEE J. Solid State Circuits 36(3), 550\u2013558 (2001)","journal-title":"IEEE J. Solid State Circuits"},{"key":"9736_CR3","doi-asserted-by":"crossref","unstructured":"S. Augsburger, B. Nigolic, Combining dual-supply, dual-threshold and transistor sizing for power reduction, in IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2002, pp. 316\u2013321","DOI":"10.1109\/ICCD.2002.1106788"},{"issue":"9","key":"9736_CR4","doi-asserted-by":"crossref","first-page":"1178","DOI":"10.1109\/JSSC.2005.852162","volume":"40","author":"H Calhoun","year":"2005","unstructured":"H. Calhoun, A. Wang, A.P. Chandrakasan, Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. Solid State Circuits 40(9), 1178\u20131186 (2005)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"9","key":"9736_CR5","doi-asserted-by":"crossref","first-page":"877","DOI":"10.1109\/TCSII.2006.880337","volume":"53","author":"JC Garcia","year":"2006","unstructured":"J.C. Garcia, J.A. Montiel-Nelson, S. Nooshabadi, A single-capacitor bootstrapped power-efficient CMOS driver. IEEE Trans. Circuits Syst. II 53(9), 877\u2013881 (2006)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"9736_CR6","doi-asserted-by":"crossref","unstructured":"P. Ghafari, M. Anis, M.I. Elmasry, Impact of technology scaling on leakage reduction techniques, in IEEE Northeast Workshop on Circuit & Systems, 2007, pp. 1405\u20131408","DOI":"10.1109\/NEWCAS.2007.4488021"},{"key":"9736_CR7","doi-asserted-by":"crossref","unstructured":"J.P. Halter, F.N. Najm, A gate level leakage power reduction method for ultra-low power CMOS circuits, in IEEE Custom Integrated Circuits Conference, 1997, pp. 475\u2013478","DOI":"10.1109\/CICC.1997.606670"},{"issue":"1","key":"9736_CR8","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/TED.2007.911033","volume":"55","author":"S Hanson","year":"2008","unstructured":"S. Hanson, M. Seok, D. Sylvester, D. Blaauw, Nanometer device scaling in sub-threshold logic and SRAM. IEEE Trans. Electron Devices 55(1), 175\u2013185 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"key":"9736_CR9","doi-asserted-by":"crossref","unstructured":"A. Jalan, M. Khosla, Analysis of leakage power reduction techniques in digital circuits, in Annual IEEE India Conference (INDICON), 2011, pp. 1\u20134","DOI":"10.1109\/INDCON.2011.6139374"},{"key":"9736_CR10","doi-asserted-by":"crossref","unstructured":"Y. Jincheol, K. Choi, A. Tangel, A 1-GSPS CMOS Flash A\/D Converter for System-on-Chip Applications, in IEEE Computer Society Workshop on VLSI, 2001, pp. 135\u2013139","DOI":"10.1109\/IWV.2001.923152"},{"issue":"6","key":"9736_CR11","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/TCSII.2007.916843","volume":"55","author":"K Jong-Woo","year":"2008","unstructured":"K. Jong-Woo, K. Bai-Sun, Low-voltage bootstrapped CMOS drivers with efficient conditional bootstrapping. IEEE Trans. Circuits Syst. II 55(6), 556\u2013560 (2008)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"9736_CR12","doi-asserted-by":"crossref","unstructured":"H. Kaul, D. Sylvester, in Future Performance Challenges in Nanometer Design, Design Automation Conference, 2009, pp. 3\u20138","DOI":"10.1145\/378239.378245"},{"key":"9736_CR13","doi-asserted-by":"crossref","unstructured":"V. Khandelwal, A. Srivastava, Leakage control through fine-grained placement and sizing of sleep transistors, in IEEE\/ACM International Conference on Computer Aided Design, 2004, pp. 533\u2013536","DOI":"10.1109\/ICCAD.2004.1382635"},{"issue":"6","key":"9736_CR14","doi-asserted-by":"crossref","first-page":"876","DOI":"10.1109\/TVLSI.2002.808436","volume":"10","author":"KS Khouri","year":"2002","unstructured":"K.S. Khouri, N.K. Jha, Leakage power analysis and reduction during behavioral synthesis. IEEE Trans. Very Large Scale Integration Syst. 10(6), 876\u2013885 (2002)","journal-title":"IEEE Trans. Very Large Scale Integration Syst."},{"issue":"4","key":"9736_CR15","doi-asserted-by":"crossref","first-page":"456","DOI":"10.1109\/TVLSI.2007.915455","volume":"16","author":"J Kil","year":"2008","unstructured":"J. Kil, G. Jie, C.H. Kim, A high-speed variation-tolerant interconnect technique for sub-threshold circuits using capacitive boosting. IEEE Trans. Very Large Scale Integration Syst. 16(4), 456\u2013465 (2008)","journal-title":"IEEE Trans. Very Large Scale Integration Syst."},{"key":"9736_CR16","doi-asserted-by":"crossref","unstructured":"D. Kumar, P. Kumar, M. Pattanaik, in Performance Analysis of Dynamic Threshold MOS (DTMOS) Based 4-Input Multiplexer Switch for Low Power and High Speed FPGA Design, SBCCI\u201910, 2010, pp. 2\u20137","DOI":"10.1145\/1854153.1854156"},{"issue":"5","key":"9736_CR17","first-page":"71","volume":"1","author":"P Kumar","year":"2011","unstructured":"P. Kumar, A. Kolhe, Design & implementation of low power 3-bit flash ADC in 0.18 $$\\mu $$ \u03bc m CMOS. Int. J. Soft Comput. Eng. 1(5), 71\u201374 (2011)","journal-title":"Int. J. Soft Comput. Eng."},{"issue":"5","key":"9736_CR18","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1049\/el:19990248","volume":"35","author":"C Law","year":"1999","unstructured":"C. Law, K. Yeo, S.S. Rofail, Sub-1 V bootstrapped CMOS driver for giga-scale-integration era. Electron. Lett. 35(5), 392\u2013394 (1999)","journal-title":"Electron. Lett."},{"key":"9736_CR19","unstructured":"L. Lisha, R. Sripriya, T.C. Donald, CMOS current mode logic gates for high-speed applications, in 12th NASA Symposium on VLSI Design, Coeur d\u2019Alene, 4\u20135 Oct 2005"},{"issue":"1","key":"9736_CR20","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1109\/4.553191","volume":"32","author":"JH Lou","year":"1997","unstructured":"J.H. Lou, J.B. Kuo, A 1.5-V full-swing bootstrapped CMOS large capacitive-load driver circuit suitable for low-voltage CMOS VLSI. IEEE J. Solid-State Circuits 32(1), 119\u2013121 (1997)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"9736_CR21","doi-asserted-by":"crossref","first-page":"81","DOI":"10.5121\/vlsic.2012.3408","volume":"3","author":"HP Rajani","year":"2012","unstructured":"H.P. Rajani, S. Kulkarni, Novel sleep transistor techniques for low leakage power peripheral circuits. Int. J. VLSI Des. Commun. Syst. 3(4), 81\u201395 (2012)","journal-title":"Int. J. VLSI Des. Commun. Syst."},{"issue":"1","key":"9736_CR22","doi-asserted-by":"crossref","first-page":"13","DOI":"10.5121\/vlsic.2012.3102","volume":"3","author":"MJ Rani","year":"2012","unstructured":"M.J. Rani, S. Malarkann, Leakage power reduction and analysis of CMOS sequential circuits. Int. J. VLSI Des. Commun. Syst. 3(1), 13\u201323 (2012)","journal-title":"Int. J. VLSI Des. Commun. Syst."},{"issue":"11","key":"9736_CR23","doi-asserted-by":"crossref","first-page":"2265","DOI":"10.1109\/TIM.2006.884127","volume":"57","author":"TC Richards","year":"2006","unstructured":"T.C. Richards, Dynamic testing of A\/D converters using the multiple coherence function. IEEE Trans. Instrum. Meas. 57(11), 2265\u20132272 (2006)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"9736_CR24","doi-asserted-by":"crossref","unstructured":"P.S. Roy, Impact of runtime leakage reduction techniques on delay and power sensitivity under effective channel length variations, in IEEE Region 10 Conference TENCON, 2008, pp. 1\u20136","DOI":"10.1109\/TENCON.2008.4766400"},{"key":"9736_CR25","doi-asserted-by":"crossref","unstructured":"R. Sethuram, K. Arabi, M. Abu-Rahma, Leakage power profiling and leakage power reduction using DFT hardware, in 29th IEEE VLSI Test Symposium (VTS), 2011, pp. 46\u201351","DOI":"10.1109\/VTS.2011.5783753"},{"issue":"2","key":"9736_CR26","first-page":"640","volume":"1","author":"VK Sharma","year":"2010","unstructured":"V.K. Sharma, S. Soni, Comparison among different CMOS inverter for low leakage at different technologies. Int. J. Appl. Eng. Res. 1(2), 640\u2013646 (2010)","journal-title":"Int. J. Appl. Eng. Res."},{"key":"9736_CR27","doi-asserted-by":"crossref","unstructured":"K.A. Shehata, H.F. Ragai, H. Husien, Design and implementation of a high speed low power 4-bit Flash ADC, in International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2007, pp. 200\u2013203","DOI":"10.1109\/DTIS.2007.4449519"},{"key":"9736_CR28","volume-title":"Digital VLSI Design, Eastern Economy Edition","author":"AK Singh","year":"2011","unstructured":"A.K. Singh, Digital VLSI Design, Eastern Economy Edition (PHI Publications, New Delhi, 2011)"},{"key":"9736_CR29","doi-asserted-by":"crossref","unstructured":"T. Taun, B. Lai, Leakage power analysis of a 90 nm FPGA, in IEEE Custom Integrated Circuits Conference, 2003, pp. 57\u201360","DOI":"10.1109\/CICC.2003.1249359"},{"key":"9736_CR30","doi-asserted-by":"crossref","unstructured":"S. Veeramachanen, A.M. Kumar, V. Tummala, M.B. Srinivas, Design of a low power, variable-resolution flash ADC, in 22nd International Conference on VLSI Design, 2009, pp. 117\u2013122","DOI":"10.1109\/VLSI.Design.2009.62"},{"key":"9736_CR31","doi-asserted-by":"crossref","unstructured":"N. Verma, A.P. Chandrakasan, A 65 nm 8T sub-Vt SRAM employing sense-amplifier redundancy, in Proc. ISSCC Dig. Tech. Papers, 2007, pp. 328\u2013606","DOI":"10.1109\/ISSCC.2007.373427"},{"issue":"1","key":"9736_CR32","doi-asserted-by":"crossref","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A Wang","year":"2005","unstructured":"A. Wang, A. Chandrakasan, A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE J. Solid State Circuits 40(1), 310\u2013319 (2005)","journal-title":"IEEE J. Solid State Circuits"},{"key":"9736_CR33","volume-title":"Principles of CMOS Design A System Perspective","author":"NHE Waste","year":"2000","unstructured":"N.H.E. Waste, K. Eshraghian, Principles of CMOS Design A System Perspective, 2nd edn. (Pearson\/DK Publishing, Upper Saddle River\/London, 2000)","edition":"2"},{"issue":"4","key":"9736_CR34","doi-asserted-by":"crossref","first-page":"793","DOI":"10.1109\/JSSC.2010.2042247","volume":"45","author":"M Wei-Hsiang","year":"2010","unstructured":"M. Wei-Hsiang, J.C. Kao, V.S. Sathe, M.C. Papaefthymiou, 187 MHz sub-threshold-supply charge-recovery FIR. IEEE J. Solid State Circuits 45(4), 793\u2013803 (2010)","journal-title":"IEEE J. Solid State Circuits"},{"key":"9736_CR35","doi-asserted-by":"crossref","unstructured":"C.J. Woong, C.Y.R. Chen, A novel leakage power reduction technique for CMOS circuit design, in SoC Design Conference (ISOCC), 2010, pp. 119\u2013122","DOI":"10.1109\/SOCDC.2010.5682957"},{"key":"9736_CR36","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6065-4","volume-title":"Practical Low Power Digital VLSI Design","author":"G Yeap","year":"1998","unstructured":"G. Yeap, Practical Low Power Digital VLSI Design (Kluwer Academic Publishers, Norwell, 1998)"},{"issue":"1","key":"9736_CR37","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/TCSII.2011.2174674","volume":"59","author":"H Yingchieh","year":"2012","unstructured":"H. Yingchieh, C. Chiachi, S. Chauchin, Design of a subthreshold-supply bootstrapped CMOS inverter based on an active leakage-current reduction technique. IEEE Trans. Circuits Syst. II 59(1), 55\u201359 (2012)","journal-title":"IEEE Trans. Circuits Syst. II"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9736-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-013-9736-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-013-9736-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T16:45:48Z","timestamp":1746117948000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-013-9736-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1,23]]},"references-count":37,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2014,7]]}},"alternative-id":["9736"],"URL":"https:\/\/doi.org\/10.1007\/s00034-013-9736-7","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2014,1,23]]}}}