{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:54:35Z","timestamp":1767772475591,"version":"3.40.4"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2014,3,26]],"date-time":"2014-03-26T00:00:00Z","timestamp":1395792000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1007\/s00034-014-9774-9","type":"journal-article","created":{"date-parts":[[2014,3,25]],"date-time":"2014-03-25T07:15:15Z","timestamp":1395731715000},"page":"2675-2694","source":"Crossref","is-referenced-by-count":13,"title":["Miller Compensation: Optimal Design for Operational Amplifiers with a Required Settling Time"],"prefix":"10.1007","volume":"33","author":[{"given":"Hamed","family":"Aminzadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marzieh","family":"Banihashemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,3,26]]},"reference":[{"key":"9774_CR1","doi-asserted-by":"crossref","unstructured":"S. Ali, S. Tanner, P. Farine, in Design and analysis of a power-efficient cascode-compensated amplifier. IEEE Systems-on-Chip Conference, pp. 96\u201399 (2012).","DOI":"10.1109\/ISOCC.2012.6407048"},{"key":"9774_CR2","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1080\/00207217.2013.769194","volume":"101","author":"H Aminzadeh","year":"2014","unstructured":"H. Aminzadeh, MOSFET-only pipelined analogue-to-digital converters: non-linearity compensation by digital calibration. Int. J. Electron. 101, 158\u2013173 (2014)","journal-title":"Int. J. Electron."},{"key":"9774_CR3","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1002\/cta.663","volume":"39","author":"H Aminzadeh","year":"2011","unstructured":"H. Aminzadeh, Three-stage nested-Miller-compensated operational amplifiers: analysis, design, and optimization based on settling time. Int. J. Circuit Theory Appl. 39, 573\u2013587 (2011)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"9774_CR4","doi-asserted-by":"crossref","first-page":"1201","DOI":"10.1016\/j.mejo.2013.08.004","volume":"44","author":"H Aminzadeh","year":"2013","unstructured":"H. Aminzadeh, M. Danaie, W. Serdijn, Hybrid cascode feedforward compensation for nano-scale low-power ultra-area-efficient three-stage amplifiers. Microelectron. J. 44, 1201\u20131207 (2013)","journal-title":"Microelectron. J."},{"key":"9774_CR5","doi-asserted-by":"crossref","unstructured":"H. Aminzadeh, R. Lotfi, K. Mafinezhad, in Area-efficient low-cost low-dropout regulators using MOS capacitors. IEEE Systems-on-Chip Conference, pp. 1\u20134 (2008).","DOI":"10.1109\/ISSOC.2008.4694856"},{"key":"9774_CR6","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1049\/el.2009.1531","volume":"45","author":"H Aminzadeh","year":"2009","unstructured":"H. Aminzadeh, R. Lotfi, K. Mafinezhad, Low-dropout voltage reference: an approach to low-temperature-sensitivity architectures with high drive capability. IET Electron. Lett. 45, 1200\u20131201 (2009)","journal-title":"IET Electron. Lett."},{"key":"9774_CR7","doi-asserted-by":"crossref","unstructured":"F.A. Amoroso, A. Pugliese, G. Cappuccino, in Large-signal settling optimization of SC circuits using two-stage amplifiers with current-buffer Miller compensation. IEEE Conference on PhD Research in Microelectronics and Electronics, Cork, Ireland, pp. 328\u2013331 (2009).","DOI":"10.1109\/RME.2009.5201292"},{"key":"9774_CR8","doi-asserted-by":"crossref","unstructured":"F.A. Amoroso, A. Pugliese, G. Cappuccino, G. Cocorullo, in Slewing investigation and improved design rules for SC circuits employing two-stage amplifiers with current-buffer Miller compensation. IEEE Conference on PhD Research in Microelectronics and Electronics, Cork, Ireland. pp. 209\u2013212 (2008).","DOI":"10.1109\/RME.2008.4595762"},{"key":"9774_CR9","doi-asserted-by":"crossref","unstructured":"C. Azzolini, P. Milanesi, A. Boni, in Accurate transient response model for automatic synthesis of high-speed operational amplifiers. IEEE International Symposium on Circuits and Systems, pp. 5716\u20135719 (2006).","DOI":"10.1109\/ISCAS.2006.1693933"},{"key":"9774_CR10","doi-asserted-by":"crossref","DOI":"10.1002\/9780470033715","volume-title":"Tradeoffs and Optimization in Analog CMOS Design","author":"DM Binkley","year":"2008","unstructured":"D.M. Binkley, Tradeoffs and Optimization in Analog CMOS Design (Wiley, New York, 2008)"},{"key":"9774_CR11","first-page":"295","volume":"30","author":"E Cherry","year":"1982","unstructured":"E. Cherry, Nested differentiating feedback loops in simple audio power amplifier. J. Audio Eng. Soc. 30, 295\u2013305 (1982)","journal-title":"J. Audio Eng. Soc."},{"key":"9774_CR12","doi-asserted-by":"crossref","first-page":"2227","DOI":"10.1109\/JSSC.2012.2194090","volume":"47","author":"SS Chong","year":"2012","unstructured":"S.S. Chong, P.K. Chan, Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load. IEEE J. Solid-State Circuits 47, 2227\u20132234 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9774_CR13","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/JSSC.1982.1051689","volume":"17","author":"CT Chuang","year":"1982","unstructured":"C.T. Chuang, Analysis of the settling behavior of an operational amplifier. IEEE J. Solid-State Circuits 17, 74\u201380 (1982)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9774_CR14","unstructured":"A. Feldman, High-speed, low-power Sigma-Delta Modulators for RF base-band channel applications, Ph.D. Dissertation, University of California, Berkeley, 1997."},{"key":"9774_CR15","doi-asserted-by":"crossref","unstructured":"G. Giustolisi, in Two-stage OTA design based on settling-time constraints. IEEE International Symposium on Circuits and Systems, pp. 469\u2013472 (2007).","DOI":"10.1109\/ISCAS.2007.378565"},{"key":"9774_CR16","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/s00034-012-9456-4","volume":"32","author":"RC Ionel","year":"2013","unstructured":"R.C. Ionel, S. Ionel, A. Ignea, Calculation of the second order settling time in SISO linear systems. Circuits Syst. Signal Process. 32, 375\u2013385 (2013)","journal-title":"Circuits Syst. Signal Process."},{"key":"9774_CR17","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/JSSC.1974.1050527","volume":"9","author":"BY Kamath","year":"1974","unstructured":"B.Y. Kamath, R.G. Meyer, P.R. Gray, Relationship between frequency response and settling time of operational amplifier. IEEE J. Solid-State Circuits 9, 47\u2013352 (1974)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9774_CR18","doi-asserted-by":"crossref","first-page":"1041","DOI":"10.1109\/81.948432","volume":"I 48","author":"KN Leung","year":"2001","unstructured":"K.N. Leung, P.K.T. Mok, Analysis of multistage amplifier frequency compensation. IEEE Trans. Circuits Syst. I 48, 1041\u20131056 (2001)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9774_CR19","doi-asserted-by":"crossref","unstructured":"A. Marques, Y. Geerts, M. Steyaert, W. Sansen, in Settling time analysis of third-order systems. IEEE Intrnational Conference on Electronics, Circuits and Systems, pp. 505\u2013508 (1998)","DOI":"10.1109\/ICECS.1998.814931"},{"key":"9774_CR20","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1023\/A:1011229119071","volume":"27","author":"G Palmisano","year":"2001","unstructured":"G. Palmisano, G. Palumbo, S. Pennisi, Design procedures for two-stage CMOS OTAs: A tutorial. Analog Integ. Circuits Signal Process. 27, 179\u2013189 (2001)","journal-title":"Analog Integ. Circuits Signal Process."},{"key":"9774_CR21","doi-asserted-by":"crossref","first-page":"1257","DOI":"10.1049\/el:20072059","volume":"43","author":"A Pugliese","year":"2007","unstructured":"A. Pugliese, F.A. Amoroso, G. Cappuccino, G. Cocorullo, Settling time optimization for two-stage CMOS amplifiers with current-buffer Miller compensation. IET Electron. Lett. 43, 1257\u20131258 (2007)","journal-title":"IET Electron. Lett."},{"key":"9774_CR22","volume-title":"Design of Analog CMOS Integrated Circuits","author":"B Razavi","year":"2001","unstructured":"B. Razavi, Design of Analog CMOS Integrated Circuits (McGraw-Hill, New York, 2001)"},{"key":"9774_CR23","doi-asserted-by":"crossref","first-page":"1077","DOI":"10.1109\/TCSI.2008.2008509","volume":"I 56","author":"J Ruiz-Amaya","year":"2009","unstructured":"J. Ruiz-Amaya, M. Delgado-Restituto, A. Rodriguez-Vazquez, Accurate settling-time modeling and design procedures for two-stage Miller-compensated amplifiers for switched-capacitor circuits. IEEE Trans. Circuits Syst. I 56, 1077\u20131087 (2009)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9774_CR24","doi-asserted-by":"crossref","unstructured":"J. Ruiz-Amaya, J.F. Fernandez-Bootello, M. Delgado-Restituto, in Design procedure for optimizing the power consumption of two-stage Miller compensated amplifiers in SC circuits. European Conference on Circuit Theory and Design, pp. 452\u2013455 (2007).","DOI":"10.1109\/ECCTD.2007.4529630"},{"key":"9774_CR25","doi-asserted-by":"crossref","first-page":"1168","DOI":"10.1109\/TCSI.2013.2244325","volume":"I 60","author":"S Seth","year":"2013","unstructured":"S. Seth, B. Murmann, Settling time and noise optimization of a three-stage operational transconductance amplifier. IEEE Trans. Circuits Syst. I 60, 1168\u20131174 (2013)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9774_CR26","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1049\/el.2012.0711","volume":"48","author":"Z Yan","year":"2012","unstructured":"Z. Yan, P.I. Mak, M.K. Law, R.P. Martins, Ultra-area-efficient three-stage amplifier using current buffer Miller compensation and parallel compensation. IET Electron. Lett. 48, 624\u2013626 (2012)","journal-title":"IET Electron. Lett."},{"key":"9774_CR27","first-page":"26","volume":"11","author":"Z Yan","year":"2011","unstructured":"Z. Yan, P.I. Mak, R.P. Martins, Two-stage operational amplifiers: power-and-area-efficient frequency compensation for driving a wide range of capacitive load. IEEE Circuits Syst. Mag. 11, 26\u201342 (2011)","journal-title":"IEEE Circuits Syst. Mag."},{"key":"9774_CR28","doi-asserted-by":"crossref","first-page":"326","DOI":"10.1109\/31.52726","volume":"37","author":"HC Yang","year":"1990","unstructured":"H.C. Yang, D.J. Allstot, Considerations for fast settling operational amplifiers. IEEE Trans. Circuits Syst. 37, 326\u2013334 (1990)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"9774_CR29","doi-asserted-by":"crossref","unstructured":"Y. Yang, D.M. Binkley, C. Li, in Using moderate inversion to optimize voltage gain, thermal noise, and settling time in two-stage CMOS amplifiers. IEEE International Symposium on Circuits and Systems, pp. 432\u2013435 (2012).","DOI":"10.1109\/ISCAS.2012.6272056"},{"key":"9774_CR30","doi-asserted-by":"crossref","unstructured":"I.A. Young, in Analog mixed-signal circuits in advanced nano-scale CMOS technology for microprocessors and SoCs. European Solid-State Circuits Conference, pp. 61\u201370 (2010).","DOI":"10.1109\/ESSCIRC.2010.5619780"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9774-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9774-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9774-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:30:10Z","timestamp":1746160210000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9774-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,26]]},"references-count":30,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2014,9]]}},"alternative-id":["9774"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9774-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2014,3,26]]}}}