{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:02Z","timestamp":1759147142465},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2014,4,13]],"date-time":"2014-04-13T00:00:00Z","timestamp":1397347200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1007\/s00034-014-9789-2","type":"journal-article","created":{"date-parts":[[2014,4,12]],"date-time":"2014-04-12T06:31:14Z","timestamp":1397284274000},"page":"3107-3121","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["An Efficient Method to Synthesize Reversible Logic by Using Positive Davio Decision Diagrams"],"prefix":"10.1007","volume":"33","author":[{"given":"Yu","family":"Pang","sequence":"first","affiliation":[]},{"given":"Yafeng","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Jinzhao","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Huawei","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,4,13]]},"reference":[{"key":"9789_CR1","unstructured":"Y.R. Babu, Y. Syamala, Implementation and testing multipliers using reversible logicm, in 3rd International Conference on Advances in Recent Technologies in Communication and Computing, (2011). pp. 171\u2013175."},{"issue":"5","key":"9789_CR2","doi-asserted-by":"crossref","first-page":"3457","DOI":"10.1103\/PhysRevA.52.3457","volume":"52","author":"A Barenco","year":"1995","unstructured":"A. Barenco, C.H. Bennett, R. Cleve, D.P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, H. Weinfurter, Elementary gates for quantum computations. Phys. Rev. A 52(5), 3457\u20133467 (1995)","journal-title":"Phys. Rev. A"},{"key":"9789_CR3","unstructured":"D.Y. Feinstein, M.A. Thornton, D.M. Miller, Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits, in Conference of Design, Automation and Test in Europe, (2008), pp. 1378\u20131381."},{"key":"9789_CR4","unstructured":"D. Grosse, X. Chen, G. Dueck, R. Drechsler, Exact SAT-based toffoli network synthesis, in Great Lakes Symposium VLSI, (2007), pp. 96\u2013101."},{"key":"9789_CR5","unstructured":"A. Gupta, U. Malviya, V. Kapse, Design of speed, energy and power efficient reversible logic based vedic ALU for digital processors, in 2012 Nirma University International Conference on Engineering (NUiCONE), (2012), pp. 1\u20136."},{"issue":"11","key":"9789_CR6","doi-asserted-by":"crossref","first-page":"2317","DOI":"10.1109\/TCAD.2006.871622","volume":"25","author":"P Gupta","year":"2006","unstructured":"P. Gupta, A. Agrawal, N.K. Jha, An algorithm for synthesis of reversible logic circuits. IEEE Trans. CAD 25(11), 2317\u20132330 (2006)","journal-title":"IEEE Trans. CAD"},{"key":"9789_CR7","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"R. Landauer, Irreversibility and heat generation in the computing process. IBM J. R&D 5, 183\u2013191 (1961)","journal-title":"IBM J. R&D"},{"issue":"11","key":"9789_CR8","doi-asserted-by":"crossref","first-page":"1497","DOI":"10.1109\/TCAD.2004.836735","volume":"23","author":"D Maslov","year":"2004","unstructured":"D. Maslov, G.W. Dueck, Reversible cascades with minimal garbage. IEEE Trans. CAD 23(11), 1497\u20131509 (2004)","journal-title":"IEEE Trans. CAD"},{"key":"9789_CR9","doi-asserted-by":"crossref","unstructured":"D. Maslov, G.W. Dueck, D.M. Miller, Techniques for the synthesis of reversible toffoli networks. ACM Trans. Des. Autom. Electron. Syst. 12(4), Article 42 (2007).","DOI":"10.1145\/1278349.1278355"},{"key":"9789_CR10","unstructured":"D. Maslov. Reversible Logic Synthesis Benchmarks Page. Available http:\/\/www.cs.uvic.ca\/~dmaslov\/"},{"key":"9789_CR11","unstructured":"D.M. Miller, G.W. Dueck. Spectral techniques for reversible logic synthesis, in 6th International Symposium on Representations and Methodology of Future Computing Technology, (2003), pp. 56\u201362."},{"key":"9789_CR12","unstructured":"D.M. Miller, R. Wille, Z. Sasanian. Elementary Quantum Gate Realizations for Multiple-Control Toffoli Gates. ISMVL, (2011), pp. 288\u2013293."},{"key":"9789_CR13","unstructured":"M. Soeken, R. Wille, R. Drechsler. Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition, in 5th International Design and Test, Workshop, (2010) pp. 143\u2013148."},{"key":"9789_CR14","unstructured":"K. Takahashi, T. Hirayama. Reversible Logic Synthesis from Positive Davio Trees of Logic Dunctions, TENCON, (2009), pp. 23\u201326."},{"key":"9789_CR15","unstructured":"H. Thapliyal, N. Ranganathan, A new reversible design of BCD adder, in Proceedings of Design Automation and Test in, Europe, (2011), pp. 1180\u20131183."},{"key":"9789_CR16","doi-asserted-by":"crossref","unstructured":"H. Thapliyal, N. Ranganathan. Design of reversible sequential circuits optimizing quantum cost, delay and garbage outputs. ACM J. Emerg. Technol. Comput. Syst. 6(4), Article 14 (2010).","DOI":"10.1145\/1877745.1877748"},{"key":"9789_CR17","unstructured":"D. Vasudevan, M. Schellekens, N. Zeinolabedini, E. Popovici. Prototyping a bidirectional processor design based on reversible principles, in 13th International Symposium on Integrated Circuits (ISIC), (2011) pp. 325\u2013328."},{"key":"9789_CR18","unstructured":"R. Wille, D. Grosse. Fast Exact Toffoli Network Synthesis of Reversible Logic. ICCAD, (2007), pp. 60\u201364."},{"key":"9789_CR19","unstructured":"R. Wille, R. Drechsler. BDD-based synthesis of reversible logic for large functions, in Design Automation Conference, (2009), pp. 270\u2013275."},{"key":"9789_CR20","unstructured":"R. Wille, O. Keszocze, R. Drechsler. Determining the Minimal Number of Lines for Large reversible Circuits. DATE, (2011), pp. 1204\u20131207."},{"key":"9789_CR21","doi-asserted-by":"crossref","unstructured":"R. Wille, D. Grobe, L. Teuber, G.W. Dueck, R. Drechsler. RevLib: an online resource for reversible functions and reversible circuits, in International Symposium on Multi-Valued Logic, (2008) pp. 220\u2013225. RevLib is Available at http:\/\/www.revlib.org","DOI":"10.1109\/ISMVL.2008.43"},{"key":"9789_CR22","unstructured":"P.R. Yelekar, S. Sujata. Introduction to reversible logic gates & its application, in 2nd National Conference on Information and Communication Technology, (2011), pp. 5\u20139."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9789-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9789-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9789-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T12:54:51Z","timestamp":1565355291000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9789-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4,13]]},"references-count":22,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2014,10]]}},"alternative-id":["9789"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9789-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4,13]]}}}