{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T11:50:53Z","timestamp":1772797853562,"version":"3.50.1"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2014,5,13]],"date-time":"2014-05-13T00:00:00Z","timestamp":1399939200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1007\/s00034-014-9796-3","type":"journal-article","created":{"date-parts":[[2014,5,12]],"date-time":"2014-05-12T06:13:37Z","timestamp":1399875217000},"page":"3123-3144","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":48,"title":["E-TCAM: An Efficient SRAM-Based Architecture for TCAM"],"prefix":"10.1007","volume":"33","author":[{"given":"Zahid","family":"Ullah","sequence":"first","affiliation":[]},{"given":"Manish Kumar","family":"Jaiswal","sequence":"additional","affiliation":[]},{"given":"Ray C. C.","family":"Cheung","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,5,13]]},"reference":[{"issue":"4","key":"9796_CR1","doi-asserted-by":"crossref","first-page":"932","DOI":"10.1109\/JSSC.2013.2239092","volume":"48","author":"I Arsovski","year":"2013","unstructured":"I. Arsovski, T. Hebig, D. Dobson, R. Wistort, A 32 nm 0.58-fj\/bit\/search 1-GHz ternary content addressable memory compiler using silicon-aware early-predict late-correct sensing with embedded deep-trench capacitor noise mitigation. IEEE J. Solid-State Circuits 48(4), 932\u2013939 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9796_CR2","unstructured":"M. Becchi, P. Crowley, Efficient regular expression evaluation: theory to practice, in Proceedings of the 4th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS \u201908. ACM, New York, NY, USA (2008), pp. 50\u201359. http:\/\/doi.acm.org\/10.1145\/1477942.1477950"},{"issue":"8","key":"9796_CR3","doi-asserted-by":"crossref","first-page":"965","DOI":"10.1109\/TVLSI.2008.2000595","volume":"16","author":"YJ Chang","year":"2008","unstructured":"Y.J. Chang, Y.H. Liao, ybrid-type CAM design for both power and performance efficiency. IEEE Trans. Very Large Scale Integr. Syst. 16(8), 965\u2013974 (2008)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"9796_CR4","unstructured":"S. Cho, J. Martin, R. Xu, M. Hammoud, R. Melhem, CA-RAM: a high-performance memory substrate for search-intensive applications, in IEEE International Symposium on Performance Analysis of Systems Software, 2007. ISPASS 2007, pp. 230\u2013241 (2007)."},{"issue":"2","key":"9796_CR5","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/TNET.2006.872576","volume":"14","author":"S Dharmapurikar","year":"2006","unstructured":"S. Dharmapurikar, P. Krishnamurthy, D. Taylor, Longest prefix matching using bloom filters. IEEE\/ACM Trans. Netw. 14(2), 397\u2013409 (2006)","journal-title":"IEEE\/ACM Trans. Netw."},{"key":"9796_CR6","unstructured":"L. Frontini, S. Shojaii, A. Stabile, V. Liberali, A new XOR-based content addressable memory architecture. In 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), (2012), pp. 701\u2013704."},{"key":"9796_CR7","doi-asserted-by":"crossref","unstructured":"W. Jiang, V. Prasanna, Parallel IP lookup using multiple SRAM-based pipelines. In IEEE International Symposium on Parallel and Distributed Processing, 2008. IPDPS 2008, pp. 1\u201314 (2008).","DOI":"10.1109\/IPDPS.2008.4536259"},{"key":"9796_CR8","doi-asserted-by":"crossref","unstructured":"W. Jiang, V.K. Prasanna, Large-scale wire-speed packet classification on FPGAs. In Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays, FPGA \u201909, pp. 219\u2013228 (2009).","DOI":"10.1145\/1508128.1508162"},{"issue":"9","key":"9796_CR9","doi-asserted-by":"crossref","first-page":"1668","DOI":"10.1109\/TVLSI.2011.2162112","volume":"20","author":"W Jiang","year":"2012","unstructured":"W. Jiang, V. Prasanna, Scalable packet classification on FPGA. IEEE Trans. Very Large Scale Integr. Syst. 20(9), 1668\u20131680 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"9796_CR10","unstructured":"W. Jiang, V.K. Prasanna, N. Yamagaki, Decision forest: a scalable architecture for flexible flow matching on FPGA. In Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, FPL \u201910, pp. 394\u2013399 (2010)."},{"key":"9796_CR11","unstructured":"S.V. Kartalopoulos, RAM-based associative content-addressable memory device, method of operation thereof and atm communication switching system employing the same. U.S. Patent 6097724, 1 Aug 2000"},{"key":"9796_CR12","unstructured":"P. Mahoney, Y. Savaria, G. Bois, P. Plante, Parallel hashing memories: an alternative to content addressable memories. In The 3rd, International IEEE-NEWCAS Conference, 2005, pp. 223\u2013226 (2005)."},{"issue":"6","key":"9796_CR13","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/TVLSI.2006.878206","volume":"14","author":"N Mohan","year":"2006","unstructured":"N. Mohan, W. Fung, D. Wright, M. Sachdev, Design techniques and test methodology for low-power TCAMs. IEEE Trans. Very Large Scale Integr. Syst. 14(6), 573\u2013586 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"9","key":"9796_CR14","doi-asserted-by":"crossref","first-page":"1512","DOI":"10.1109\/JSSC.2004.831433","volume":"39","author":"K Pagiamtzis","year":"2004","unstructured":"K. Pagiamtzis, A. Sheikholeslami, A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme. IEEE J. Solid-State Circuits 39(9), 1512\u20131519 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"9796_CR15","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/JSSC.2005.864128","volume":"41","author":"K Pagiamtzis","year":"2006","unstructured":"K. Pagiamtzis, A. Sheikholeslami, Content-addressable memory (CAM) circuits and architectures: a tutorial and survey. IEEE J. Solid-State Circuits 41(3), 712\u2013727 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9796_CR16","doi-asserted-by":"crossref","unstructured":"R. Panigrahy, S. Sharma, Reducing TCAM power consumption and increasing throughput. In Proceedings of the 10th Symposium on High Performance Interconnects, 2002, pp. 107\u2013112 (2002).","DOI":"10.1109\/CONECT.2002.1039265"},{"issue":"3","key":"9796_CR17","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/TVLSI.2007.915514","volume":"16","author":"SJ Ruan","year":"2008","unstructured":"S.J. Ruan, C.Y. Wu, J.Y. Hsieh, Low power design of precomputation-based content-addressable memory. IEEE Trans. Very Large Scale Integr. Syst. 16(3), 331\u2013335 (2008)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"9796_CR18","unstructured":"M. Somasundaram, Circuits to generate a sequential index for an input number in a pre-defined list of numbers. U.S. Patent 7155563 B1, 26 Dec 2006"},{"key":"9796_CR19","unstructured":"M. Somasundaram, Memory and power efficient mechanism for fast table lookup. U.S. Patent 7296113 B2, 13 Nov 2007"},{"key":"9796_CR20","first-page":"3","volume":"46","author":"DE Taylor","year":"2004","unstructured":"D.E. Taylor, Survey and taxonomy of packet classification techniques. Tech. Rep. ACM Comput. Surv. 46, 3 (2004)","journal-title":"Tech. Rep. ACM Comput. Surv."},{"issue":"12","key":"9796_CR21","doi-asserted-by":"crossref","first-page":"2969","DOI":"10.1109\/TCSI.2012.2215736","volume":"59","author":"Z Ullah","year":"2012","unstructured":"Z. Ullah, K. Ilgon, S. Baeg, Hybrid partitioned SRAM-based ternary content addressable memory. Circuits Syst. I 59(12), 2969\u20132979 (2012)","journal-title":"Circuits Syst. I"},{"key":"9796_CR22","unstructured":"Xilinx: Xilinx FPGAs. http:\/\/www.xilinx.com . Accessed 2 Jan 2014"},{"key":"9796_CR23","unstructured":"Xilinx: Xilinx Xpower Analyzer. http:\/\/www.xilinx.com . Accessed 2 Jan 2014"},{"issue":"12","key":"9796_CR24","doi-asserted-by":"crossref","first-page":"2849","DOI":"10.1109\/TCSI.2011.2158703","volume":"58","author":"BD Yang","year":"2011","unstructured":"B.D. Yang, Y.K. Lee, S.W. Sung, J.J. Min, J.M. Oh, H.J. Kang, A low power content addressable memory using low swing search lines. Circuits Syst. I 58(12), 2849\u20132858 (2011)","journal-title":"Circuits Syst. I"},{"issue":"10","key":"9796_CR25","doi-asserted-by":"crossref","first-page":"1909","DOI":"10.1109\/TVLSI.2011.2163205","volume":"20","author":"SH Yang","year":"2012","unstructured":"S.H. Yang, Y.J. Huang, A low-power ternary content addressable memory with pai-sigma matchlines. IEEE Trans. Very Large Scale Integr. 20(10), 1909\u20131913 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9796-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9796-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9796-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,10]],"date-time":"2019-08-10T10:58:03Z","timestamp":1565434683000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9796-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,13]]},"references-count":25,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2014,10]]}},"alternative-id":["9796"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9796-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5,13]]}}}